4. Time-Space Switching and the family of Input Queueing Architectures
|
|
- Gillian Hardy
- 6 years ago
- Views:
Transcription
1 4. Time-Space Switching and the family of Input Queueing Architectures 4.1 Intro: Time-Space Sw.; Input Q ing w/o VOQ s 4.2 Input Queueing with VOQ s: Crossbar Scheduling 4.3 Adv.Topics: Pipelined, Packet, Enveloppe Scheduling 4.4 Comb. Input-Output Q ing (CIOQ) Int. Speedup 4.5 Comb. Input-Crossp. Q ing Buffered Crossbars 4.6 Partitioned Crossbars Manolis Katevenis CS-534 Univ. of Crete and FORTH, Greece Advanced Topics in IQ ing & Crossbar Scheduling Pipelined Crossbar Scheduler Table of Contents: Submitting new requests while decision is still pending on previous ones interchangeability of requests Variable-Size-Packet Switching via Segmentation into s Reassembly queues at egress: per-input Reassembly buffer space required static vs. dynamic Q alloc. Packet-mode crossbar scheduling Enveloppe Scheduling: increasing the effective cell size When to forward partially-filled enveloppes? U. Crete - M. Katevenis - CS Adv.Topics in Crossbar Sched'ing 1
2 4.3.1 Pipelined Scheduling for -based Crossbars Requests In Qij(0) Arrivals Scheduler Instance #0 Qij(1) Qij(2) Grants Out Qij(3) Gij(0) Scheduler Instance #1 Qij(t) = Occupancy in # of cells of queue ij at cell time t, minus # of pending requets issued on behalf of that queue Qij(4) 1 cell time Gij(1) Scheduler Instance #2 Qij(5) Gij(2) Scheduler Instance #3 1 cell Gij(3) Scheduler Instance #4 1 cell Gij(4) Scheduler Instance #5 1 cell time (cell times) U. Crete - M. Katevenis - CS arrivals increment Qij (Qij = guaranteed min. occupancy of Q. i,j) When Qij 1 issue a request Rij Requests issued decrement Qij, pending the transfer decision When a pending decision is resolved: successful grants leave Qij as is (already decremented) missed grants re-increment Qij (restore rejected request) Prerequisite: fixed-size cells interchangeable requests requests for cells and actual cell transfers are interchangeable with each other: if the first request, on behalf of the first cell in the queue, is not granted, then the second request that was issued on behalf of the second cell if granted, will result in transfering the first cell. Reference: Oki, Rojas-Cessa, Chao: A pipeline-based approach for maximal-sized matching scheduling in input-buffered switches, IEEE Communications Letters, June U. Crete - M. Katevenis - CS Adv.Topics in Crossbar Sched'ing 2
3 4.3.2 Variable-Size Packets in Fixed-Size- Crossbars Crossbars operate on a fixed-cell-time periodicity need periodic time intervals at which to make scheduling decisions need to reconfigure all input-output pairs at once (but see about packet mode scheduling, below) we refer to unbuffered crossbars here buffered crossbars, which contain small buffers at their crosspoints, can operate asynchronously (to be discussed later) Variable-size packets can be switched only after segmentation into fixed-size cells Segmentation Overhead: partially filled last cell of packet Reassemble packets after the crossbar buffers & queues needed Must store-and-forward no cut-through possible any more U. Crete - M. Katevenis - CS Segmentation and Reassembly (SAR): Reassembly Queues and Buffer Space needed Reassembly queues per-input needed at each output Reassembly space per output, when this space is shared among all reassembly queues at that output: a max-size packet per input may be almost complete at the output after the first completed packet starts being forwarded to the output, outgoing rate incoming rate fixed total buffer occupancy Reassembly space, when partitioned per reassembly queue: much more than with shared space: after a first max-size packet, A, gets completed, and while it is being forwarded to the output (time ~ max.pck.size), one of the other reassembly queues (already containing almost one max. packet) may be receiving cells of total size ~ 1 max. packet, and so on U. Crete - M. Katevenis - CS Adv.Topics in Crossbar Sched'ing 3
4 4.3 - U. Crete - M. Katevenis - CS b Packet-Mode Scheduling Variable size packets segmented into fixed-size cells for VOQ and crossbar operation If cells of a packet are forwarded through the xbar non-consecutively: increased delay reassembly queues no cut-through forward Packet-mode scheduling: forward all cells of a packet in consecutive cell-times A B C D Packet Mode Mode (RR) Arrivals Switching Switching Departures: U. Crete - M. Katevenis - CS Segmentation & VOQs A1 A2 B1 B2 B3 B4 C1 C2 C3 A1 A1 B1 A2 C1 Dep: A1 A2 B1 A2 A1 Switching B2 A2 C2 B1 B2 B3 B4 B2 B3 B4 Reassembly & ROQs cell times time B3 C3 B4 C1 C2 C3 B1 C1 C2 C3 C1 C2 C3 4.3 Adv.Topics in Crossbar Sched'ing 4
5 Packet-Mode Scheduling, Asynchronous Operation Packet-Mode Scheduling: Maintain input-output pairings until full packet is forwarded; Scheduler only considers candidacies for those inputs and outputs that are not currently busy in the middle of a packet; Reduces delay, eliminates reassembly, allows cut-through; Rare danger of pathological locking : when a packet-mode connection completes, if all other ports are still busy and that flow s VOQ is non-empty, the same connection is made again. Reference: Ajmone Marsan e.a.: IEEE/ACM ToN, Oct Asynchronous Crossbar Operation: Schedule ports whenever freed not necessarily in synchrony Similar to packet-mode, but sched ngtime >> pck-sz granularity Reference: Passas, Katevenis: HPSR U. Crete - M. Katevenis - CS Packet-Mode Scheduling: Danger of Pathological Locking in one Configuration f 00 releases input 0 and output 0 f 00 is the only eligible flow since only input 0 and output 0 are idle time k cells k k f 00 k cells k + 2 cells k + 4 cells k + 2 cells f 11 k cells k + 4 cells k + 2 cells k + 4 cells f 22 k f 33 first packet mode transmitions per input packet mode transmission 1 time slot from input 3 to output 3 during the cell-time when a packet transmission is completed at an inputoutput pair, if this is the only input-output pair that gets released and there are more packets in that VOQ, then the same pair will get reconnected other flows are locked out U. Crete - M. Katevenis - CS Adv.Topics in Crossbar Sched'ing 5
6 4.3.3 Switches with Reconfiguration Overhead: large, multi-packet Enveloppes in lieu of cells Reconfiguration Overhead crossbars without central clock rcvrs resynchronization delay optical crossbars Reduce reconfiguration frequency Increase cell time, i.e. increase cell size call the large cells Enveloppes Allow multiple segments from multiple packets in an enveloppe enveloppes are formed in the VOQ's U. Crete - M. Katevenis - CS Switches with Reconfiguration Overhead: Enveloppe Scheduling When to "release" an Enveloppe to the Switch? partially filled enveloppes waste switch throughput wait for enveloppes to fill up but if excessive waiting too much delay introduced use some kind of timeout mechanism, or use a portion of the switch throughput to periodically scan all partially-filled VOQ's Reference: Kar e.a.: Reduced Complexity Input Buffered Switches, Hot Interconnects U. Crete - M. Katevenis - CS Adv.Topics in Crossbar Sched'ing 6
3. Time Switching, Multi-Queue Memories, Shared Buffers, Output Queueing Family
3. Time Sitching, Multi-Queue Memories, Shared Buffers, Output Queueing Family 3. TDM, Time Sitching, Cut-Through 3. Wide Memories for High Thruput, Segm tn Ovrhd 3.3 Multiple Queues ithin a Buffer Memory
More information6.2 Per-Flow Queueing and Flow Control
6.2 Per-Flow Queueing and Flow Control Indiscriminate flow control causes local congestion (output contention) to adversely affect other, unrelated flows indiscriminate flow control causes phenomena analogous
More informationLong Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch
Long Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch Ziqian Dong and Roberto Rojas-Cessa Department of Electrical and Computer Engineering New Jersey Institute of Technology
More informationCS-534 Packet Switch Architecture
CS-534 Packet Switch Architecture The Hardware Architect s Perspective on High-Speed Networking and Interconnects Manolis Katevenis University of Crete and FORTH, Greece http://archvlsi.ics.forth.gr/~kateveni/534
More informationVariable-Size Multipacket Segments in Buffered Crossbar (CICQ) Architectures
Variable-Size Multipacket Segments in Buffered Crossbar (CICQ) Architectures Manolis Katevenis and Georgios Passas Institute of Computer Science (ICS), Foundation for Research and Technology - Hellas (FORTH)
More informationEfficient Queuing Architecture for a Buffered Crossbar Switch
Proceedings of the 11th WSEAS International Conference on COMMUNICATIONS, Agios Nikolaos, Crete Island, Greece, July 26-28, 2007 95 Efficient Queuing Architecture for a Buffered Crossbar Switch MICHAEL
More information2. Link and Memory Architectures and Technologies
2. Link and Memory Architectures and Technologies 2.1 Links, Thruput/Buffering, Multi-Access Ovrhds 2.2 Memories: On-chip / Off-chip SRAM, DRAM 2.A Appendix: Elastic Buffers for Cross-Clock Commun. Manolis
More informationShared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services
Shared-Memory Combined -Crosspoint Buffered Packet Switch for Differentiated Services Ziqian Dong and Roberto Rojas-Cessa Department of Electrical and Computer Engineering New Jersey Institute of Technology
More informationCS-534 Packet Switch Architecture
CS-534 Packet Switch rchitecture The Hardware rchitect s Perspective on High-Speed etworking and Interconnects Manolis Katevenis University of Crete and FORTH, Greece http://archvlsi.ics.forth.gr/~kateveni/534.
More informationMatching Schemes with Captured-Frame Eligibility for Input-Queued Packet Switches
Matching Schemes with Captured-Frame Eligibility for -Queued Packet Switches Roberto Rojas-Cessa and Chuan-bi Lin Abstract Virtual output queues (VOQs) are widely used by input-queued (IQ) switches to
More informationThroughput Analysis of Shared-Memory Crosspoint. Buffered Packet Switches
Throughput Analysis of Shared-Memory Crosspoint Buffered Packet Switches Ziqian Dong and Roberto Rojas-Cessa Abstract This paper presents a theoretical throughput analysis of two buffered-crossbar switches,
More informationSample Routers and Switches. High Capacity Router Cisco CRS-1 up to 46 Tb/s thruput. Routers in a Network. Router Design
outer Design outers in a Network Overview of Generic outer Architecture Input-d Switches (outers) IP Look-up Algorithms Packet Classification Algorithms Sample outers and Switches Cisco 46 outer up to
More informationA Partially Buffered Crossbar Packet Switching Architecture and its Scheduling
A Partially Buffered Crossbar Packet Switching Architecture and its Scheduling Lotfi Mhamdi Computer Engineering Laboratory TU Delft, The etherlands lotfi@ce.et.tudelft.nl Abstract The crossbar fabric
More informationPacketisation in Optical Packet Switch Fabrics using adaptive timeout values
Packetisation in Optical Packet Switch Fabrics using adaptive timeout values Brian B. Mortensen COM DTU Technical University of Denmark DK-28 Kgs. Lyngby Email: bbm@com.dtu.dk Abstract Hybrid electro-optical
More informationPacket Switch Architecture
Packet Switch Architecture 3. Output Queueing Architectures 4. Input Queueing Architectures 5. Switching Fabrics 6. Flow and Congestion Control in Sw. Fabrics 7. Output Scheduling for QoS Guarantees 8.
More informationPacket Switch Architecture
Packet Switch Architecture 3. Output Queueing Architectures 4. Input Queueing Architectures 5. Switching Fabrics 6. Flow and Congestion Control in Sw. Fabrics 7. Output Scheduling for QoS Guarantees 8.
More informationA Four-Terabit Single-Stage Packet Switch with Large. Round-Trip Time Support. F. Abel, C. Minkenberg, R. Luijten, M. Gusat, and I.
A Four-Terabit Single-Stage Packet Switch with Large Round-Trip Time Support F. Abel, C. Minkenberg, R. Luijten, M. Gusat, and I. Iliadis IBM Research, Zurich Research Laboratory, CH-8803 Ruschlikon, Switzerland
More informationShared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services
Shared-Memory Combined -Crosspoint Buffered Packet Switch for Differentiated Services Ziqian Dong and Roberto Rojas-Cessa Department of Electrical and Computer Engineering New Jersey Institute of Technology
More information2. Link and Memory Architectures and Technologies
2. Link and Memory Architectures and Technologies 2.1 Links, Thruput/Buffering, Multi-Access Ovrhds 2.2 Memories: On-chip / Off-chip SRAM, DRAM 2.A Appendix: Elastic Buffers for Cross-Clo Commun. Manolis
More informationProviding Flow Based Performance Guarantees for Buffered Crossbar Switches
Providing Flow Based Performance Guarantees for Buffered Crossbar Switches Deng Pan Dept. of Electrical & Computer Engineering Florida International University Miami, Florida 33174, USA pand@fiu.edu Yuanyuan
More informationScheduling in Switches with Small Internal Buffers
cheduling in witches with mall Internal Buffers ikos Chrysos and Manolis Katevenis Inst. of Computer cience (IC), Foundation for Research and Technology - Hellas (FORTH) - member of HiPEAC FORTH-IC, Vassilika
More informationDesign Issues of Variable-Packet-Size, Multiple-Priority Buffered Crossbars. Nikos Chrysos
. FORTH-IC /TR-325 October 2003 Design Issues of Variable-Packet-ize, Multiple-Priority Buffered Crossbars Nikos Chrysos ABTRACT Buffered crossbars provide several advantages over unbuffered ones; one
More informationOpenFlow based Flow Level Bandwidth Provisioning for CICQ Switches
OpenFlow based Flow Level Bandwidth Provisioning for CICQ Switches Hao Jin, Deng Pan, Jason Liu, and Niki Pissinou Florida International University Abstract Flow level bandwidth provisioning offers fine
More informationLecture 16: Router Design
Lecture 16: Router Design CSE 123: Computer Networks Alex C. Snoeren Eample courtesy Mike Freedman Lecture 16 Overview End-to-end lookup and forwarding example Router internals Buffering Scheduling 2 Example:
More informationRouting, Routers, Switching Fabrics
Routing, Routers, Switching Fabrics Outline Link state routing Link weights Router Design / Switching Fabrics CS 640 1 Link State Routing Summary One of the oldest algorithm for routing Finds SP by developing
More informationProviding Performance Guarantees for Buffered Crossbar Switches without Speedup
Providing Performance Guarantees for Buffered Crossbar Switches without Speedup Deng Pan, Zhenyu Yang, Kia Makki, and Niki Pissinou Florida International University Miami, FL 33199 {pand, yangz, makkik,
More informationAsynchronous vs Synchronous Input-Queued Switches
Asynchronous vs Synchronous Input-Queued Switches Andrea Bianco, Davide Cuda, Paolo Giaccone, Fabio Neri Dipartimento di Elettronica, Politecnico di Torino (Italy) Abstract Input-queued (IQ) switches are
More informationTransient Behavior of a Buffered Crossbar Converging to Weighted Max-Min Fairness
Transient Behavior of a Buffered Crossbar Converging to Weighted Max-Min Fairness Nikos Chrysos and Manolis Katevenis Institute of Computer Science - FORTH, and University of Crete, Greece ICS-FORTH, P.O.
More informationFIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues
FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues D.N. Serpanos and P.I. Antoniadis Department of Computer Science University of Crete Knossos Avenue
More informationTopics for Today. Network Layer. Readings. Introduction Addressing Address Resolution. Sections 5.1,
Topics for Today Network Layer Introduction Addressing Address Resolution Readings Sections 5.1, 5.6.1-5.6.2 1 Network Layer: Introduction A network-wide concern! Transport layer Between two end hosts
More informationNetwork layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai Routers.. A router consists - A set of input interfaces at which packets arrive - A set of output interfaces from which
More informationCSE 123A Computer Networks
CSE 123A Computer Networks Winter 2005 Lecture 8: IP Router Design Many portions courtesy Nick McKeown Overview Router basics Interconnection architecture Input Queuing Output Queuing Virtual output Queuing
More informationPacket Switching Queuing Architecture: A Study
Packet Switching Queuing Architecture: A Study Shikhar Bahl 1, Rishabh Rai 2, Peeyush Chandra 3, Akash Garg 4 M.Tech, Department of ECE, Ajay Kumar Garg Engineering College, Ghaziabad, U.P., India 1,2,3
More informationLS Example 5 3 C 5 A 1 D
Lecture 10 LS Example 5 2 B 3 C 5 1 A 1 D 2 3 1 1 E 2 F G Itrn M B Path C Path D Path E Path F Path G Path 1 {A} 2 A-B 5 A-C 1 A-D Inf. Inf. 1 A-G 2 {A,D} 2 A-B 4 A-D-C 1 A-D 2 A-D-E Inf. 1 A-G 3 {A,D,G}
More informationNetwork Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
University of Crete School of Sciences & Engineering Computer Science Department Master Thesis by Michael Papamichael Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
More informationBuffered Crossbar based Parallel Packet Switch
Buffered Crossbar based Parallel Packet Switch Zhuo Sun, Masoumeh Karimi, Deng Pan, Zhenyu Yang and Niki Pissinou Florida International University Email: {zsun3,mkari1, pand@fiu.edu, yangz@cis.fiu.edu,
More informationECE 697J Advanced Topics in Computer Networks
ECE 697J Advanced Topics in Computer Networks Switching Fabrics 10/02/03 Tilman Wolf 1 Router Data Path Last class: Single CPU is not fast enough for processing packets Multiple advanced processors in
More informationIV. PACKET SWITCH ARCHITECTURES
IV. PACKET SWITCH ARCHITECTURES (a) General Concept - as packet arrives at switch, destination (and possibly source) field in packet header is used as index into routing tables specifying next switch in
More informationScalable Schedulers for High-Performance Switches
Scalable Schedulers for High-Performance Switches Chuanjun Li and S Q Zheng Mei Yang Department of Computer Science Department of Computer Science University of Texas at Dallas Columbus State University
More informationBuffer Sizing in a Combined Input Output Queued (CIOQ) Switch
Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch Neda Beheshti, Nick Mckeown Stanford University Abstract In all internet routers buffers are needed to hold packets during times of congestion.
More informationPCRRD: A Pipeline-Based Concurrent Round-Robin Dispatching Scheme for Clos-Network Switches
: A Pipeline-Based Concurrent Round-Robin Dispatching Scheme for Clos-Network Switches Eiji Oki, Roberto Rojas-Cessa, and H. Jonathan Chao Abstract This paper proposes a pipeline-based concurrent round-robin
More informationCisco Series Internet Router Architecture: Packet Switching
Cisco 12000 Series Internet Router Architecture: Packet Switching Document ID: 47320 Contents Introduction Prerequisites Requirements Components Used Conventions Background Information Packet Switching:
More informationEfficient Multicast Support in Buffered Crossbars using Networks on Chip
Efficient Multicast Support in Buffered Crossbars using etworks on Chip Iria Varela Senin Lotfi Mhamdi Kees Goossens, Computer Engineering, Delft University of Technology, Delft, The etherlands XP Semiconductors,
More informationAchieve Constant Performance Guarantees using Asynchronous Crossbar Scheduling without Speedup
Achieve Constant Performance Guarantees using Asynchronous Crossbar Scheduling without Speedup Deng Pan Florida International University Miami, FL Kia Makki TUM Miami, FL Niki Pissinou Florida International
More informationDesign of a Weighted Fair Queueing Cell Scheduler for ATM Networks
Design of a Weighted Fair Queueing Cell Scheduler for ATM Networks Yuhua Chen Jonathan S. Turner Department of Electrical Engineering Department of Computer Science Washington University Washington University
More informationEE 122: Router Design
Routers EE 22: Router Design Kevin Lai September 25, 2002.. A router consists - A set of input interfaces at which packets arrive - A set of output interfaces from which packets depart - Some form of interconnect
More informationMULTI-PLANE MULTI-STAGE BUFFERED SWITCH
CHAPTER 13 MULTI-PLANE MULTI-STAGE BUFFERED SWITCH To keep pace with Internet traffic growth, researchers have been continually exploring new switch architectures with new electronic and optical device
More informationScheduling. Scheduling algorithms. Scheduling. Output buffered architecture. QoS scheduling algorithms. QoS-capable router
Scheduling algorithms Scheduling Andrea Bianco Telecommunication Network Group firstname.lastname@polito.it http://www.telematica.polito.it/ Scheduling: choose a packet to transmit over a link among all
More informationInt. J. Advanced Networking and Applications 1194 Volume: 03; Issue: 03; Pages: (2011)
Int J Advanced Networking and Applications 1194 ISA-Independent Scheduling Algorithm for Buffered Crossbar Switch Dr Kannan Balasubramanian Department of Computer Science, Mepco Schlenk Engineering College,
More informationChapter 4: network layer. Network service model. Two key network-layer functions. Network layer. Input port functions. Router architecture overview
Chapter 4: chapter goals: understand principles behind services service models forwarding versus routing how a router works generalized forwarding instantiation, implementation in the Internet 4- Network
More informationLecture 13: Interconnection Networks. Topics: lots of background, recent innovations for power and performance
Lecture 13: Interconnection Networks Topics: lots of background, recent innovations for power and performance 1 Interconnection Networks Recall: fully connected network, arrays/rings, meshes/tori, trees,
More informationRouter architectures: OQ and IQ switching
Routers/switches architectures Andrea Bianco Telecommunication etwork Group firstname.lastname@polito.it http://www.telematica.polito.it/ Computer etwork Design - The Internet is a mesh of routers core
More informationGeneric Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture
Generic Architecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California,
More informationAdaptive Linear Prediction of Queues for Reduced Rate Scheduling in Optical Routers
Adaptive Linear Prediction of Queues for Reduced Rate Scheduling in Optical Routers Yang Jiao and Ritesh Madan EE 384Y Final Project Stanford University Abstract This paper describes a switching scheme
More informationRouter/switch architectures. The Internet is a mesh of routers. The Internet is a mesh of routers. Pag. 1
Router/switch architectures Andrea Bianco Telecommunication etwork Group firstname.lastname@polito.it http://www.telematica.polito.it/ Computer etworks Design and Management - The Internet is a mesh of
More informationThe Arbitration Problem
HighPerform Switchingand TelecomCenterWorkshop:Sep outing ance t4, 97. EE84Y: Packet Switch Architectures Part II Load-balanced Switches ick McKeown Professor of Electrical Engineering and Computer Science,
More informationEECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture
EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,
More informationIntegrated Scheduling and Buffer Management Scheme for Input Queued Switches under Extreme Traffic Conditions
Integrated Scheduling and Buffer Management Scheme for Input Queued Switches under Extreme Traffic Conditions Anuj Kumar, Rabi N. Mahapatra Texas A&M University, College Station, U.S.A Email: {anujk, rabi}@cs.tamu.edu
More informationScheduling in Non-Blocking Buffered Three-Stage Switching Fabrics
cheduling in Non-Blocking Buffered Three-tage witching Fabrics Nikos Chrysos and Manolis Katevenis Foundation for Research and Technology - Hellas (FORTH), member of HiPEAC Abstract Three-stage non-blocking
More informationChapter 10. Circuits Switching and Packet Switching 10-1
Chapter 10 Circuits Switching and Packet Switching 10-1 Content Switched communication networks Circuit switching networks Circuit-switching concepts Packet-switching principles X.25 (mentioned but not
More informationThe Network Layer and Routers
The Network Layer and Routers Daniel Zappala CS 460 Computer Networking Brigham Young University 2/18 Network Layer deliver packets from sending host to receiving host must be on every host, router in
More informationInternetworking Part 1
CMPE 344 Computer Networks Spring 2012 Internetworking Part 1 Reading: Peterson and Davie, 3.1 22/03/2012 1 Not all networks are directly connected Limit to how many hosts can be attached Point-to-point:
More informationIntroduction: Two motivating examples for the analytical approach
Introduction: Two motivating examples for the analytical approach Hongwei Zhang http://www.cs.wayne.edu/~hzhang Acknowledgement: this lecture is partially based on the slides of Dr. D. Manjunath Outline
More informationA Low Complexity Scheduling Algorithm for a Crosspoint Buffered Switch with 100% Throughput
A Low Complexity Scheduling Algorithm for a Crosspoint Buffered Switch with 100% Throughput Yanming Shen, Shivendra S. Panwar, H. Jonathan Chao Department of Electrical and Computer Engineering Polytechnic
More informationSwitching/Flow Control Overview. Interconnection Networks: Flow Control and Microarchitecture. Packets. Switching.
Switching/Flow Control Overview Interconnection Networks: Flow Control and Microarchitecture Topology: determines connectivity of network Routing: determines paths through network Flow Control: determine
More informationVariable Packet Size Buffered Crossbar (CICQ) Switches
Variable Packet Size uffered Crossbar (CICQ) Switches Manolis Katevenis, Georgios Passas, Dimitrios Simos, Ioannis Papaefstathiou and Nikos Chrysos y Institute of Computer Science, Foundation for Research
More informationCS244 Advanced Topics in Computer Networks Midterm Exam Monday, May 2, 2016 OPEN BOOK, OPEN NOTES, INTERNET OFF
CS244 Advanced Topics in Computer Networks Midterm Exam Monday, May 2, 2016 OPEN BOOK, OPEN NOTES, INTERNET OFF Your Name: Answers SUNet ID: root @stanford.edu In accordance with both the letter and the
More informationLecture 17: Router Design
Lecture 17: Router Design CSE 123: Computer Networks Alex C. Snoeren Eample courtesy Mike Freedman Lecture 17 Overview Finish up BGP relationships Router internals Buffering Scheduling 2 Peer-to-Peer Relationship
More informationCS 552 Computer Networks
CS 55 Computer Networks IP forwarding Fall 00 Rich Martin (Slides from D. Culler and N. McKeown) Position Paper Goals: Practice writing to convince others Research an interesting topic related to networking.
More informationK-Selector-Based Dispatching Algorithm for Clos-Network Switches
K-Selector-Based Dispatching Algorithm for Clos-Network Switches Mei Yang, Mayauna McCullough, Yingtao Jiang, and Jun Zheng Department of Electrical and Computer Engineering, University of Nevada Las Vegas,
More informationPacket dispatching using module matching in the modified MSM Clos-network switch
Telecommun Syst (27) 66:55 53 DOI.7/s235-7-3-8 Packet dispatching using module matching in the modified MSM Clos-network switch Janusz Kleban Published online: 9 March 27 The Author(s) 27. This article
More informationCrossbar - example. Crossbar. Crossbar. Combination: Time-space switching. Simple space-division switch Crosspoints can be turned on or off
Crossbar Crossbar - example Simple space-division switch Crosspoints can be turned on or off i n p u t s sessions: (,) (,) (,) (,) outputs Crossbar Advantages: simple to implement simple control flexible
More informationRouting Algorithm. How do I know where a packet should go? Topology does NOT determine routing (e.g., many paths through torus)
Routing Algorithm How do I know where a packet should go? Topology does NOT determine routing (e.g., many paths through torus) Many routing algorithms exist 1) Arithmetic 2) Source-based 3) Table lookup
More informationOptical Packet Switching
Optical Packet Switching DEISNet Gruppo Reti di Telecomunicazioni http://deisnet.deis.unibo.it WDM Optical Network Legacy Networks Edge Systems WDM Links λ 1 λ 2 λ 3 λ 4 Core Nodes 2 1 Wavelength Routing
More informationTeletraffic theory (for beginners)
Teletraffic theory (for beginners) samuli.aalto@hut.fi teletraf.ppt S-38.8 - The Principles of Telecommunications Technology - Fall 000 Contents Purpose of Teletraffic Theory Network level: switching principles
More informationWorst-case Ethernet Network Latency for Shaped Sources
Worst-case Ethernet Network Latency for Shaped Sources Max Azarov, SMSC 7th October 2005 Contents For 802.3 ResE study group 1 Worst-case latency theorem 1 1.1 Assumptions.............................
More informationDesign and Evaluation of a Parallel-Polled Virtual Output Queued Switch *
Design and Evaluation of a Parallel-Polled Virtual Output Queued Switch * K. J. Christensen Department of Computer Science and Engineering University of South Florida Tampa, FL 3360 Abstract - Input-buffered
More informationFixed-Length Switching vs. Variable-Length Switching in Input-Queued IP Switches
Fixed-Length Switching vs. Variable-Length Switching in Input-Queued IP Switches Chengchen Hu, Xuefei Chen, Wenjie Li, Bin Liu Department of Computer Science and Technology Tsinghua University Beijing,
More informationA survey on core switch designs and algorithms
A survey on core switch designs and algorithms Dinil Mon Divakaran, Sébastien Soudan, Pascale Primet, Eitan Altman To cite this version: Dinil Mon Divakaran, Sébastien Soudan, Pascale Primet, Eitan Altman.
More informationSwitch Architecture for Efficient Transfer of High-Volume Data in Distributed Computing Environment
Switch Architecture for Efficient Transfer of High-Volume Data in Distributed Computing Environment SANJEEV KUMAR, SENIOR MEMBER, IEEE AND ALVARO MUNOZ, STUDENT MEMBER, IEEE % Networking Research Lab,
More informationCommunication Fundamentals in Computer Networks
Lecture 5 Communication Fundamentals in Computer Networks M. Adnan Quaium Assistant Professor Department of Electrical and Electronic Engineering Ahsanullah University of Science and Technology Room 4A07
More informationNetwork Layer: outline
Network Layer: outline 1 introduction 2 virtual circuit and datagram networks 3 what s inside a router 4 IP: Internet Protocol datagram format IPv4 addressing ICMP IPv6 5 routing algorithms link state
More informationBROADBAND AND HIGH SPEED NETWORKS
BROADBAND AND HIGH SPEED NETWORKS ATM SWITCHING ATM is a connection-oriented transport concept An end-to-end connection (virtual channel) established prior to transfer of cells Signaling used for connection
More informationMaximum Weight Matching Dispatching Scheme in Buffered Clos-network Packet Switches
Maximum Weight Matching Dispatching Scheme in Buffered Clos-network Packet Switches Roberto Rojas-Cessa, Member, IEEE, Eiji Oki, Member, IEEE, and H. Jonathan Chao, Fellow, IEEE Abstract The scalability
More informationCSC 4900 Computer Networks: Network Layer
CSC 4900 Computer Networks: Network Layer Professor Henry Carter Fall 2017 Villanova University Department of Computing Sciences Review What is AIMD? When do we use it? What is the steady state profile
More informationLecture 12: Interconnection Networks. Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E)
Lecture 12: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) 1 Topologies Internet topologies are not very regular they grew
More informationCHAPTER 17 - NETWORK AMD DISTRIBUTED SYSTEMS
CHAPTER 17 - NETWORK AMD DISTRIBUTED SYSTEMS OBJECTIVES Provide a high-level overview of distributed systems and the networks that interconnect them Discuss the general structure of distributed operating
More informationConcurrent Round-Robin Dispatching Scheme in a Clos-Network Switch
Concurrent Round-Robin Dispatching Scheme in a Clos-Network Switch Eiji Oki * Zhigang Jing Roberto Rojas-Cessa H. Jonathan Chao NTT Network Service Systems Laboratories Department of Electrical Engineering
More informationMultiprocessors Interconnection Networks
Babylon University College of Information Technology Software Department Multiprocessors Interconnection Networks By Interconnection Networks Taxonomy An interconnection network could be either static
More informationAdvanced Computer Networks. Flow Control
Advanced Computer Networks 263 3501 00 Flow Control Patrick Stuedi, Qin Yin, Timothy Roscoe Spring Semester 2015 Oriana Riva, Department of Computer Science ETH Zürich 1 Today Flow Control Store-and-forward,
More informationDynamic Scheduling Algorithm for input-queued crossbar switches
Dynamic Scheduling Algorithm for input-queued crossbar switches Mihir V. Shah, Mehul C. Patel, Dinesh J. Sharma, Ajay I. Trivedi Abstract Crossbars are main components of communication switches used to
More informationA MULTIPROCESSOR SYSTEM. Mariam A. Salih
A MULTIPROCESSOR SYSTEM Mariam A. Salih Multiprocessors classification. interconnection networks (INs) Mode of Operation Control Strategy switching techniques Topology BUS-BASED DYNAMIC INTERCONNECTION
More informationBasic Low Level Concepts
Course Outline Basic Low Level Concepts Case Studies Operation through multiple switches: Topologies & Routing v Direct, indirect, regular, irregular Formal models and analysis for deadlock and livelock
More informationData Link Control Protocols
Protocols : Introduction to Data Communications Sirindhorn International Institute of Technology Thammasat University Prepared by Steven Gordon on 23 May 2012 Y12S1L07, Steve/Courses/2012/s1/its323/lectures/datalink.tex,
More informationOutlines. Chapter 2 Storage Structure. Structure of a DBMS (with some simplification) Structure of a DBMS (with some simplification)
Outlines Chapter 2 Storage Structure Instructor: Churee Techawut 1) Structure of a DBMS 2) The memory hierarchy 3) Magnetic tapes 4) Magnetic disks 5) RAID 6) Disk space management 7) Buffer management
More informationCongestion Management for Non-Blocking Clos Networks
Congestion anagement for Non-Blocking Clos Networks Nikolaos I. Chrysos Institute of Computer cience, IC, FORTH Hellas member of HiPEAC http://archvlsi.ics.forth.gr nchrysos@ics.forth.gr ABTRACT We propose
More informationCell Switching (ATM) Commonly transmitted over SONET other physical layers possible. Variable vs Fixed-Length Packets
Cell Switching (ATM) Connection-oriented packet-switched network Used in both WAN and LAN settings Signaling (connection setup) Protocol: Q2931 Specified by ATM forum Packets are called cells 5-byte header
More informationOverview Computer Networking What is QoS? Queuing discipline and scheduling. Traffic Enforcement. Integrated services
Overview 15-441 15-441 Computer Networking 15-641 Lecture 19 Queue Management and Quality of Service Peter Steenkiste Fall 2016 www.cs.cmu.edu/~prs/15-441-f16 What is QoS? Queuing discipline and scheduling
More informationPacket reordering in the Lightpath Bundling & Anycast Switching (LB+AS) paradigm
Packet reordering in the Lightpath Bundling & Anycast Switching (LB+AS) paradigm Jose-Luis Izquierdo-Zaragoza, Pablo Pavon-Marino Department of Information Technologies and Communications Universidad Politécnica
More informationEfficient Switches with QoS Support for Clusters
Efficient Switches with QoS Support for Clusters Alejandro Martínez, Francisco J. Alfaro,JoséL.Sánchez,José Duato 2 DSI - Univ. of Castilla-La Mancha 2 DISCA - Tech. Univ. of Valencia 27 - Albacete, Spain
More information