Scalable GMTI Tracker
|
|
- Shanon Hodge
- 5 years ago
- Views:
Transcription
1 Scalable GMTI Tracker Thomas Kurien Mercury Computer Systems 199 Riverneck Road Chelmsford, Massachusetts Abstract - This paper describes the design and preliminary implementation of a scalable multiple hypothesis tracker on a distributed memory multiprocessor computer. The throughput requirements of the tracker strongly depend on the desired performance and can amount to several giga floating point operations per second. We show that individual track processing tasks constitute more than 80% of the overall processing, and the tasks for any one track can be performed independently of other tracks. This inherent parallelism allows the tracker to be partitioned into data parallel tasks that can then be processed on different processors. Distributed memory multiprocessor computers allow a user to increase the number of processors, the amount of input/output bandwidth, memory, and inter-processor bandwidth to support increasing processing needs of an application. We combine the inherent parallelism in the tracker and the flexibility of a distributed memory computer to construct a scalable tracker. The user can scale either the tracker s performance or the number of targets tracked by adding more hardware (processor boards, I/O boards) and without making any changes to the tracker software. Keywords: GMTI Radar, Multiple Hypothesis Tracking, Distributed Memory Multiprocessor Computers, Scalable Mapping, Middleware. 1 GMTI Tracker 1.1 GMTI Radar Tracking Airborne and spaceborne Ground Moving Target Indicator (GMTI) radars provide a powerful capability to detect and track moving ground targets over large geographic areas. During a typical surveillance mission, the radar will produce a continuous stream of radar signal data. GMTI signal processing algorithms (e.g., STAP) will process the signal data to generate an associated stream of GMTI reports for moving targets. Individual target reports contain range, azimuth, and range-rate measurements for the target. Because the surveillance coverage region is typically much larger than the radar beam footprint, the radar scans the coverage region. As a result, the radar generates GMTI reports for targets in each region only on a periodic basis. The function of a GMTI Tracker is to correlate GMTI reports for each moving target, estimate the position and velocity of individual targets, and suppress false reports due to clutter. An example set of tracks produced from GMTI reports is shown in Figure Multiple Hypothesis Tracker (MHT) The source of each GMTI report is unknown. A report could originate from either clutter or a target. If it is from a target, then it could originate from one of many targets in the radar beam. Because of errors in radar measurements, uncertainty in the target kinematic model, and uncertainty about the source of each radar report, it is difficult to track targets accurately. One approach for improving the tracking accuracy is to postulate multiple hypotheses for the target kinematic model and the feasible correlations of reports for the target, and to then select the most likely hypotheses based on the observed measurements. In principle, the best tracking accuracy is achieved by formulating all feasible hypotheses. The number of feasible hypotheses, however, grows exponentially with the number of processed frames. Consequently, in practice, only a subset of these is formed. The user can control the number of hypotheses formed and the user can set this number based on the available computer processing power. 1.3 Tracker Functional Modules Figure 2 shows the major functional modules of a multiple hypothesis GMTI Target Tracking algorithm. Brief descriptions of these modules and the steps for processing a frame of GMTI reports are provided below. Preprocess Reports: The Preprocess Reports module constrains the measurements in each GMTI report to lie on the surface of the earth. Digital terrain elevation data (DTED) is used to account for terrain height variation above the mean sea level. For reasons discussed below, the Preprocess Reports module also constrains GMTI reports to lie along roads. Digital road information is available from NIMA databases and other Geographical Information System sources (e.g., Tiger data provided by the Census Bureau). Assume that a road following target is operating in a region with multiple road links (e.g., near a road intersection). Because of uncertainty in GMTI measurements, it is difficult to decide the correct road link on which the target is moving. Consequently, the Multiple Hypothesis Tracker will hypothesize multiple roadconstrained reports, each on a different road link contained in the report uncertainty region. The number of roadconstrained GMTI reports will be a function of the uncertainty in the range and azimuth measurements, and the density of the roads. GMTI reports constrained to roads will be referred to as road reports and these will be 1062
2 maintained as alternate interpretations (or hypotheses) of the GMTI report. Predict Tracks: As mentioned earlier, the Tracker processes GMTI reports on a frame-by-frame basis. Target tracks generated in earlier frames are predicted ahead from the time of the last update to the time of the current GMTI frame by the Predict Tracks module. For each existing track, the Predict Tracks module will create multiple track hypotheses. This will include tracks for constant velocity target model, maneuvering target models, off-road (unconstrained) target movement model, and on-road (constrained to move on road) target movement model. Gate Reports with Tracks: Uncertainty in the track position and velocity state is used to construct a gate in measurement space within which the true GMTI report for the track could potentially lie. The gate is padded to account for GMTI report measurement errors. All GMTI reports that fall within the gate of an existing track are paired with that track. Each such pairing is used to construct a different track hypothesis. The procedure is repeated for all existing tracks: unconstrained GMTI reports are gated with off-road tracks; road reports are gated with road following tracks. Note that the same GMTI report may gate with more than one track. The idea of pairing more than one track with the same GMTI report may seem counter-intuitive because a report can originate from only one target 1. As mentioned earlier, alternate pairings for a report are only potential hypotheses created by the Tracker at most, only one pairing is ultimately selected for each report. Update Tracks: The Update Tracks module takes each track-report pair and updates the kinematic state vector of the track with measurements in the GMTI report. A Kalman Filter is used to update the track. Note that each off-road track will be updated with a four-state extended Kalman filter (EKF), and each on-road track will be updated with a two-state linear Kalman filter. The Update Tracks module also computes the likelihood for each updated track based on the filter innovations. Note that both off-road and on-road track likelihoods are computed based on the GMTI report measurements. Manage Track Hypotheses: The Manage Track Hypotheses module performs two functions. It first selects the best updated track for each target. In the selection process, it ensures that each report is assigned to at most one target. As we have indicated earlier, the MHT approach uses more than one frame of data to determine the best match of reports to tracks. This feature waiting to finalize assignment decisions until more data can be examined is why multiple hypothesis algorithms are able to provide better performance in more complex scenarios. The resolution of the multiple track hypotheses occurs over 1 We assume that no more than one target lies within the same radar GMTI measurement resolution cell. a fixed length sliding window. That is, at the current frame, the algorithm chooses the most likely report-totarget association nscan frames in the past. The value of nscan represents the depth of the target hypothesis tree. Choosing the most likely association involves more than just comparing the track likelihoods, as there is the assumed global consistency constraint that a single report can be related to at most one target. The resolution of the track hypotheses is the selection of at most one track per target such that the sum of the selected track likelihoods is maximized while satisfying the global consistency constraint [1]. After assigning reports to existing targets, the Manage Track Hypotheses module then creates new target tracks for each report that was not assigned to any existing track hypotheses. Updated tracks and new tracks are then passed to the Predict Tracks module. The processing sequence then repeats for the next frame of radar GMTI data. 2 Tracker Processing Requirements Processing requirements of the front-end GMTI report generation algorithm (e.g., space-time adaptive processing (STAP)) are primarily a function of the radar data input rate. In contrast, processing requirements for the backend GMTI MHT depend not only on the GMTI report rate, but also on the desired performance. Parameters that have an impact on the GMTI report rate include radar revisit period, radar coverage area, radar detection characteristics, target density, and clutter density. Parameters that have an impact the Tracker performance include hypothesis management parameters (e.g., the target hypothesis tree depth), and the terrain characteristics (e.g., road link density, average road link length, and terrain elevation characteristics). A detailed description of these parameters and how they impact the throughput requirements of each module in the GMTI Tracker are discussed in [2]. Although increasing the radar revisit rate will increase the rate at which tracks are updated, it will also decrease the track gate size and thus reduce the number of report associations for each track. Consequently, the radar revisit does not have a big impact on Tracker throughput requirements. A parameter that has a bigger impact on the Tracker throughput requirements is the target hypothesis tree depth. Figure 3 shows the Tracker processing requirements as a function of the target hypothesis tree depth. These requirements were computed for processing 10,000 targets with nominal values of sensor parameters. The figure indicates that the throughput is of the order of 10 giga floating point operations per second (GFLOPS). Improvements in GMTI radars will lead to increases in coverage areas, higher sensitivities, and better resolutions. Improvements in sensitivity and resolution will cause many more objects (e.g., smaller civilian traffic) to be detected and reported by the radar. GMTI radar improvements will therefore create larger amounts of GMTI report data that 1063
3 will have to be processed to extract information on the targets of interest. The improved radar resolution will also require the GMTI Tracker to processes larger amounts of data. Increasing the sensitivity and resolution of the radar will therefore cause an increase in GMTI Tracker processing requirements. A breakdown of the processing requirements for each major task in the GMTI Tracker is shown in Figure 4. What is clear from the figure is that Track Prediction, Report Gating, and Track Update constitute more than 80% of the processing requirements. Each of these tasks can be performed independently for individual tracks. In other words, most of the processing of individual tracks can be performed in parallel on separate processors without the need for inter-processor coordination. 3 Distributed Memory Multiprocessor Computers A Mercury computer is an example of a distributed memory multiprocessor computer. The system architecture of a Mercury computer provides the capability to cluster processors dedicated to a specific application, perform efficient inter-processor communication, and scale the processing capacity (by adding processors, memory, I/O bandwidth, and interprocessor bandwidth). Efficient interprocessor communication is enabled by a high-bandwidth interconnect fabric and easy access to special purpose hardware for inter-process data transfers (e.g., direct memory access (DMA)). 3.1 Hardware The basic hardware building blocks in a Mercury multiprocessor computer are shown in Figure 5. Each Mercury compute node (CN) consists of a single central processing unit (CPU) chip, up to 512 MB of synchronous dynamic random access memory (SDRAM), and a CNapplication specific integrated circuit (CN-ASIC). The CN consists of an MPC7410 microprocessor with AltiVec TM technology that has a peak throughput of 4 GFLOPS. The CN-ASIC provides a three-way data switch between the processor, the processor s SDRAM, and the RACEway interlink fabric. Each CN-ASIC also contains a DMA controller that allows the CN to directly access remote processor SDRAM. Two compute nodes are placed on a daughtercard. Daughtercards can also contain memory, or I/O devices that provide an interface to an external data source or sink. Daughtercards, in turn, are placed on motherboards. Motherboards also contain RACEway 8- port crossbar switches and bridges to the system bus. The RACEway crossbar switch provides the link between processors on the same motherboard, and the RACEway interconnect fabric (made up of crossbar switches) provides the link between processors on different motherboards. The RACEway interconnect fabric support bandwidths of up to 600 MB/s, with switching times are generally less than 1 microsecond. Such a network of compute and I/O nodes is currently capable of providing up to 500 GFLOPS of processing power and up to 2GB/s of input data bandwidth. 3.2 System Software A copy of Mercury s real-time operating system MCOS runs on each CN. In addition to MCOS, Mercury provides the following three sets of optimized libraries: SAL (Scientific Application Library) contains over 400 signal processing routines supporting both real and complex data types; PixL (Pixel Library) contains over 140 image processing routines supporting a variety of fixed-point data types; PAS (Parallel Acceleration System) contains routines for synchronization and data movement among the multiple processors. Applications based on these libraries can be run on any other Mercury system without requiring any changes to the application software. 3.3 Compute Density Compute density is defined as processing throughput (GFLOPS) per unit volume (cubic foot). Distributed memory computers have a distinct compute density advantage over shared-memory computers (e.g., workstations and servers). The primary reason for this is because of differences in the types of processors: processors in a Mercury computer utilize their transistor budget to maximize throughput and they place constraints on the power level; server and workstation processors utilize their transistor budget to maximize the number of instructions per clock cycle and they impose few constraints on the power level. For example, the PowerPC processor, used in a Mercury computer, contains about 30 million transistors and consumes only 5 watts of power. In contrast, the Itanium processor (used in many servers and workstations) contains about 130 million transistors and consumes 60 watts of power. The larger power required for a workstation or server processor results in the need for bigger and bulkier power supplies and associated cooling devices to dissipate the excess heat. In a distributed memory computer, the lowpower processor chips are spatially distributed and so they do not require the bigger cooling devices. Distributed memory computers also use better packaging techniques and they use more compact processor interconnect systems resulting in better compute densities. 4 Scalable GMTI Tracker 4.1 Mapping Approaches There are three general approaches for mapping an algorithm to a multiprocessor computer. As described below, the approaches are based on how the algorithm tasks and input data stream can be partitioned. Process Replication: This approach is applicable to the case where the input data stream can be partitioned in time, 1064
4 and the processing for each time interval is independent of the others. For this case, the entire algorithm (or process) is replicated on each available processor, and the input data stream is partitioned in time and distributed to each processor using a scheduling (e.g., round-robin) approach. This approach leads to higher throughput rate, but no reduction in processing latency. Process Partitioning: This approach is applicable to the case where the algorithm can be partitioned into a series of tasks, where the input data for one task is the output of the previous task. For this case, the processors are set up as a pipeline, where one or more processors perform each task in the algorithm. This approach also leads to higher throughput rate, but it increases the latency. Process Replication with Partitioned : This approach is applicable to the case where the algorithm input data stream can be partitioned into subsets, and the same task or group of tasks can be performed in parallel on each subset of the input data. Note that this approach leads to higher throughput rate and a reduction in processing latency. This approach is also referred to as a data parallel mapping approach. 4.2 Mapping Tracker to Mercury Computer Because of the inherent data parallelism in the Tracker algorithm, we use the data parallel mapping approach. The mapping approach is shown in Figure 6. The radar coverage area is partitioned into N regions, and a Tracker processor is assigned to each region. The Controller processor distributes GMTI reports in each region to the appropriate Tracker processor. Each Tracker processor processes the tracks contained in its region. Specifically, each Tracker processor performs the tasks of creating multiple interpretations of each GMTI report, predicting existing tracks, gating reports with tracks, updating existing tracks, and creating new tracks for its region. After updating tracks, each Tracker processor will examine the updated location of each track, and transfer those that cross its region boundary to the Tracker processor responsible for the region into which the track entered. Because of uncertainty in track motion models and measurements, some targets operating near the region boundaries may need to be processed by more than one Tracker processor. The Track Coordinator processor resolves the ambiguities arising for such tracks. The Controller processor also handles the initialization and shutdown of the Tracker processors. Based on the number of regions defined by the user, the Controller processor initially assigns regions to Tracker processors and initializes the Trackers for each region. As each frame of GMTI report data is received, the Controller processor distributes the GMTI reports to the appropriate Tracker processor. When all frames of report data are processed, the Controller processor shuts down the individual Trackers running on each Tracker processor. An important feature of above mapping approach is that the resulting GMTI Tracker is scalable. This means that increasing the number of Tracker processors can reduce the latency for processing each frame of data. It also means that we can improve Tracker performance, handle more targets, and handle increasing input data resulting from improved radar resolutions by adding more Tracker processors to the Mercury computer. Furthermore, the mapping strategy ensures that this scaling can be affected by user parameters defined at run time and without changing the GMTI Tracker software. 4.3 Preliminary Results We have implemented a preliminary version of the Scalable Tracker on a Mercury computer and analyzed the throughput times as a function of the number of Tracker processors. We constructed a simulation of a scenario containing10,000 targets distributed uniformly in the radar coverage region. Figure 7a shows the throughput times for the data parallel tasks in the Tracker. The Kalman Predict, the Setup Gate, and the Kalman Update tasks scale linearly with the number of processors. The Gate Reports task has better than linear scalability because of the built-in clustering of the reports performed by the Controller processor. Figure 7b shows the total throughput times for these four functions. An analysis of the throughput times for all functions in the Tracker for a more realistic scenario is ongoing. 4.4 Tracker Service for Ground Stations We have also shown how a Mercury-based scalable GMTI multiple hypothesis tracker service can be integrated within General Dynamics Openwings architecture for the Distributed Common Ground Station (DCGS) [3]. Openwings is a network-centric service-oriented architecture developed by General Dynamics for a distributed processing system [4]. Figure 8 shows the Openwings architecture applied to DCGS. A user can plug-in to the DCGS system, services such as sensor data sources, digital maps, and processing algorithms. For example, the left side of Figure 8 shows servers providing radar GMTI, infrared (IR), and video sensor data services derived from airborne platforms such as Joint STARS, U- 2, and ARL. The figure also shows servers providing digital map services such as VMaps and DTED. A list of processing services such as SAR Image Formation, GMTI Detection, Target Tracking, etc., is shown on the right side of the figure. These processing services are typically implemented on different types of computer platforms such as workstations, digital signal processors (DSPs), and high performance distributed memory multiprocessor computers. The Openwings network and service infrastructure enables each of these computer platforms and associated services to be plugged into the DCGS system. As each computer platform is plugged in, it will advertise that fact to the user. The user is therefore aware of services available on all platforms 1065
5 connected to the DCGS system. The user can configure and launch scalable services to perform required DCGS tasks. 5 Summary and Future Work We have described the implementation of a scalable GMTI Tracker on a distributed memory multiprocessor computer. We showed that the throughput requirements of the Tracker strongly depend on the desired performance and can amount to several GFLOPS. We combined the inherent parallelism in the Tracker and the flexibility of a distributed memory computer to construct the scalable Tracker. Preliminary results show that we get close to linear reduction in throughput time by increasing the number of processors. The user can scale either the Tracker s performance or the number of targets tracked by adding more hardware (processor boards, I/O boards) and without making any change to the Tracker software. Other data exploitation algorithms such as Geo-registration and Automatic Target Recognition have also been implemented on a Mercury computer. Because these algorithms are highly data parallel, their implementations on a Mercury computer can be scaled to support larger sensor data rates, improved sensor resolutions, and improved algorithm performance. An integrated set of Processing algorithms will be able to monitor both stationary and moving targets in the region of interest: stationary targets are identified and monitored by the Image Processing functions; moving targets are tracked and monitored by the Report Processing functions; and stop-and-go targets are identified, tracked, and monitored by the integrated system. Non-real-time prototypes of such systems have been demonstrated in several DARPAfunded efforts (e.g., [5]). Integrating these functions on the Mercury will enable real-time demonstrations of this capability. processing application developers can benefit from middleware that maps the data parallel tasks on multiprocessor computers. Mercury has written the draft specification for Parallel CORBA which combines the capabilities of traditional parallel programming middleware (e.g., MPI) and object-oriented middleware (CORBA) [6]. We are currently investigating implementation of these specifications to support the rapid development of scalable data exploitation algorithms on Mercury computers. References 1. T. Kurien, Issues in the Design of Practical Multitarget Tracking Algorithms, In Multitarget- Multisensor Tracking: Advanced Applications, Y. Bar-Shalom (ed.), Artech House, Norwood, MA, 1990, pp T. Kurien, Multiple Hypothesis Tracker Implementation on a Mercury Computer, Internal White Paper, Mercury Computer Systems, 199 Riverneck Road, Chelmsford, MA, March 27, J. Carpenter and G. Bieber, Openwings Overview Alpha Ver. 0.71, April 10, Scalable GMTI Tracker Service for Openwings-Based DCGS System, Mercury Computer Systems Final Report, Prepared for General Dynamics Decision Systems, January T. Kurien, A. Chao, S. Streltsov, and D. Castanon, Continuous Tracking of High-Value Targets Using Multi-Mode Radar, ALPHATECH Technical Report TR-883, ALPHATECH Inc., 50 Mall Road, Burlington, MA, July Parallel Draft Adopted Specification 28. Parallel CORBA, Object Management Group, October
6 MTI REPORTS TRACKS Figure 1. Function of GMTI Tracker. Time Road PREDICT TRACKS Retained Track Hypotheses Predicted Track Hypotheses Report/Track Pairs Updated Track Hypotheses MTI Reports GATE REPORTS WITH TRACKS PREPROCESS REPORTS Constrained MTI Reports UPDATE TRACKS DTED MANAGE TRACK HYPOTHESES Target Tracks DTED Road Figure 2. Major Functional Modules in the GMTI Tracker. 1067
7 No. Targets = 10,000 Throughput Percentage by Function Throughput (GFLOPS) Target Hypothesis Tree Depth 100% 80% 60% 40% 20% 0% Hyp. Mgmnt. Track Update Gate Track Predict Rpt. Preproc. No. Targets Figure 3. Processing Requirements of Tracker. Figure 4. Breakdown of Tracker Processing Requirements. MOTHERBOARD CN-ASIC DAUGHTERCARD Figure 5. Mercury Computer Building Blocks. 1068
8 Task Setup Processors Input Reports Synchronize Geolocate Reports Generate Road Reports Predict Tracks Gate Reports Update Tracks Create Tracks Manage Hypotheses Output Tracks Processor Controller Tracker 1 Tracker 2.. Tracker n Track Coordinator Basis for Mapping Region 1 Region 2.. Region n Figure 6. Mapping of GMTI Tracker Tasks to Processors. Scalability (Individual Functions) Scalability (All Functions) Normalized Throughput Time Predict Setup Gate Gate Update Normalized Throughput Time No. Processors No. Processors (a) Figure 7. Normalized Throughput Requirements as a Function of Number of Tracker Processors. (b) Services Joint STARS Map Services VMAP Processing Services Image Formation, STAP Tracking, Geo-Registration, ATR base Queries U-2 DTED Sensors ARL Server ADRG Server Workstations DSPs HPEC Common Operational Picture Network and Service Infrastructure Figure 8. Openwings Architecture for Ground Stations. 1069
Fusion of Radar and EO-sensors for Surveillance
of Radar and EO-sensors for Surveillance L.J.H.M. Kester, A. Theil TNO Physics and Electronics Laboratory P.O. Box 96864, 2509 JG The Hague, The Netherlands kester@fel.tno.nl, theil@fel.tno.nl Abstract
More informationA MATLAB TOOL FOR DEVELOPMENT AND TESTING OF TRACK INITIATION AND MULTIPLE TARGET TRACKING ALGORITHMS
I&S A MATLAB TOOL FOR DEVELOPMENT AND TESTING OF TRACK INITIATION AND MULTIPLE TARGET TRACKING ALGORITHMS Kiril ALEXIEV 1. Introduction Digital computer simulation is a valuable tool, used for the design,
More informationThe S6000 Family of Processors
The S6000 Family of Processors Today s Design Challenges The advent of software configurable processors In recent years, the widespread adoption of digital technologies has revolutionized the way in which
More informationRACEway Interlink Modules
RACE++ Series RACEway Interlink Modules 66-MHz RACE++ Switched Interconnect Adaptive Routing More than 2.1 GB/s Bisection Bandwidth Deterministically Low Latency Low Power, Field-Tested Design Flexible
More informationMemory Systems IRAM. Principle of IRAM
Memory Systems 165 other devices of the module will be in the Standby state (which is the primary state of all RDRAM devices) or another state with low-power consumption. The RDRAM devices provide several
More informationOptimal Configuration of Compute Nodes for Synthetic Aperture Radar Processing
Optimal Configuration of Compute Nodes for Synthetic Aperture Radar Processing Jeffrey T. Muehring and John K. Antonio Deptartment of Computer Science, P.O. Box 43104, Texas Tech University, Lubbock, TX
More informationOutline. EE793 Target Tracking: Lecture 2 Introduction to Target Tracking. Introduction to Target Tracking (TT) A Conventional TT System
Outline EE793 Target Tracking: Lecture 2 Introduction to Target Tracking Umut Orguner umut@metu.edu.tr room: EZ-12 tel: 4425 Department of Electrical & Electronics Engineering Middle East Technical University
More informationArtisan Scientific is You~ Source for: Quality New and Certified-Used/Pre:-awned ECJuiflment
Looking for more information? Visit us on the web at http://www.artisan-scientific.com for more information: Price Quotations Drivers Technical Specifications. Manuals and Documentation Artisan Scientific
More informationArtisan Technology Group is your source for quality new and certified-used/pre-owned equipment
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment FAST SHIPPING AND DELIVERY TENS OF THOUSANDS OF IN-STOCK ITEMS EQUIPMENT DEMOS HUNDREDS OF MANUFACTURERS SUPPORTED
More informationGedae cwcembedded.com. The CHAMP-AV6 VPX-REDI. Digital Signal Processing Card. Maximizing Performance with Minimal Porting Effort
Technology White Paper The CHAMP-AV6 VPX-REDI Digital Signal Processing Card Maximizing Performance with Minimal Porting Effort Introduction The Curtiss-Wright Controls Embedded Computing CHAMP-AV6 is
More informationOutline. Target Tracking: Lecture 1 Course Info + Introduction to TT. Course Info. Course Info. Course info Introduction to Target Tracking
REGLERTEKNIK Outline AUTOMATIC CONTROL Target Tracking: Lecture 1 Course Info + Introduction to TT Emre Özkan emre@isy.liu.se Course info Introduction to Target Tracking Division of Automatic Control Department
More informationThunderbolt. VME Multiprocessor Boards and Systems. Best Price/Performance of High Performance Embedded C o m p u t e r s
Thunderbolt VME Multiprocessor Boards and Systems For nearly 25 years SKY Computers has been building some of the world s fastest and most reliable embedded computers. We supply more than half of the computers
More informationThe way toward peta-flops
The way toward peta-flops ISC-2011 Dr. Pierre Lagier Chief Technology Officer Fujitsu Systems Europe Where things started from DESIGN CONCEPTS 2 New challenges and requirements! Optimal sustained flops
More informationAPPLICATION OF AERIAL VIDEO FOR TRAFFIC FLOW MONITORING AND MANAGEMENT
Pitu Mirchandani, Professor, Department of Systems and Industrial Engineering Mark Hickman, Assistant Professor, Department of Civil Engineering Alejandro Angel, Graduate Researcher Dinesh Chandnani, Graduate
More informationMIMD Overview. Intel Paragon XP/S Overview. XP/S Usage. XP/S Nodes and Interconnection. ! Distributed-memory MIMD multicomputer
MIMD Overview Intel Paragon XP/S Overview! MIMDs in the 1980s and 1990s! Distributed-memory multicomputers! Intel Paragon XP/S! Thinking Machines CM-5! IBM SP2! Distributed-memory multicomputers with hardware
More informationA KASSPER Real-Time Signal Processor Testbed
A KASSPER Real-Time Signal Processor Testbed Glenn Schrader 244 Wood St. exington MA, 02420 Phone: (781)981-2579 Fax: (781)981-5255 gschrad@ll.mit.edu The Knowledge Aided Sensor Signal Processing and Expert
More informationHigh-Performance Linear Algebra Processor using FPGA
High-Performance Linear Algebra Processor using FPGA J. R. Johnson P. Nagvajara C. Nwankpa 1 Extended Abstract With recent advances in FPGA (Field Programmable Gate Array) technology it is now feasible
More informationProbability Evaluation in MHT with a Product Set Representation of Hypotheses
Probability Evaluation in MHT with a Product Set Representation of Hypotheses Johannes Wintenby Ericsson Microwave Systems 431 84 Mölndal, Sweden johannes.wintenby@ericsson.com Abstract - Multiple Hypothesis
More informationA Multiple-Hypothesis Tracking of Multiple Ground Targets from Aerial Video with Dynamic Sensor Control *
A Multiple-Hypothesis Tracking of Multiple Ground Targets from Aerial Video with Dynamic Sensor Control * Pablo Arambel, Matthew Antone, Constantino Rago, Herbert Landau ALPHATECH, Inc, 6 New England Executive
More informationIntroduction to Microprocessor
Introduction to Microprocessor Slide 1 Microprocessor A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device That reads binary instructions from a storage device
More informationTowards a Dynamically Reconfigurable System-on-Chip Platform for Video Signal Processing
Towards a Dynamically Reconfigurable System-on-Chip Platform for Video Signal Processing Walter Stechele, Stephan Herrmann, Andreas Herkersdorf Technische Universität München 80290 München Germany Walter.Stechele@ei.tum.de
More informationTECHNOLOGY BRIEF. Compaq 8-Way Multiprocessing Architecture EXECUTIVE OVERVIEW CONTENTS
TECHNOLOGY BRIEF March 1999 Compaq Computer Corporation ISSD Technology Communications CONTENTS Executive Overview1 Notice2 Introduction 3 8-Way Architecture Overview 3 Processor and I/O Bus Design 4 Processor
More informationVirtual Prototyping and Performance Analysis of RapidIO-based System Architectures for Space-Based Radar
Virtual Prototyping and Performance Analysis of RapidIO-based System Architectures for Space-Based Radar David Bueno, Adam Leko, Chris Conger, Ian Troxel, and Alan D. George HCS Research Laboratory College
More informationPerformance of ORBs on Switched Fabric Transports
Performance of ORBs on Switched Fabric Transports Victor Giddings Objective Interface Systems victor.giddings@ois.com 2001 Objective Interface Systems, Inc. Switched Fabrics High-speed interconnects High-bandwidth,
More informationHigh Performance DoD DSP Applications
High Performance DoD DSP Applications Robert Bond Embedded Digital Systems Group 23 August 2003 Slide-1 Outline DoD High-Performance DSP Applications Middleware (with some streaming constructs) Future
More informationIntel Enterprise Processors Technology
Enterprise Processors Technology Kosuke Hirano Enterprise Platforms Group March 20, 2002 1 Agenda Architecture in Enterprise Xeon Processor MP Next Generation Itanium Processor Interconnect Technology
More informationMultiprocessors and Thread-Level Parallelism. Department of Electrical & Electronics Engineering, Amrita School of Engineering
Multiprocessors and Thread-Level Parallelism Multithreading Increasing performance by ILP has the great advantage that it is reasonable transparent to the programmer, ILP can be quite limited or hard to
More informationData Model Considerations for Radar Systems
WHITEPAPER Data Model Considerations for Radar Systems Executive Summary The market demands that today s radar systems be designed to keep up with a rapidly changing threat environment, adapt to new technologies,
More information1. Microprocessor Architectures. 1.1 Intel 1.2 Motorola
1. Microprocessor Architectures 1.1 Intel 1.2 Motorola 1.1 Intel The Early Intel Microprocessors The first microprocessor to appear in the market was the Intel 4004, a 4-bit data bus device. This device
More informationOctopus: A Multi-core implementation
Octopus: A Multi-core implementation Kalpesh Sheth HPEC 2007, MIT, Lincoln Lab Export of this products is subject to U.S. export controls. Licenses may be required. This material provides up-to-date general
More informationMetropolitan Road Traffic Simulation on FPGAs
Metropolitan Road Traffic Simulation on FPGAs Justin L. Tripp, Henning S. Mortveit, Anders Å. Hansson, Maya Gokhale Los Alamos National Laboratory Los Alamos, NM 85745 Overview Background Goals Using the
More informationShip Detection and Motion Parameter Estimation with TanDEM-X in Large Along-Track Baseline Configuration
Ship Detection and Motion Parameter Estimation with TanDEM-X in Large Along-Track Baseline Configuration SEASAR 2012 Workshop, 20.06.2012 Stefan V. Baumgartner, Gerhard Krieger Microwaves and Radar Institute,
More informationThe Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation
The Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation Session: SpaceWire Missions and Applications William H. Anderson NASA Goddard Space Flight Center/MEI Technologies E-mail:
More informationProcessor Architectures At A Glance: M.I.T. Raw vs. UC Davis AsAP
Processor Architectures At A Glance: M.I.T. Raw vs. UC Davis AsAP Presenter: Course: EEC 289Q: Reconfigurable Computing Course Instructor: Professor Soheil Ghiasi Outline Overview of M.I.T. Raw processor
More informationEnsemble 6000 Series OpenVPX HCD6210 Dual QorIQ T4240 Processing Module
Ensemble 6000 Series OpenVPX HCD6210 Dual QorIQ T4240 Processing Module Next-Generation High Density Processing With I/O in a Single VPX slot OpenVPX The Ensemble 6000 Series OpenVPX HCD6210 High Compute
More informationDigital Design Methodology (Revisited) Design Methodology: Big Picture
Digital Design Methodology (Revisited) Design Methodology Design Specification Verification Synthesis Technology Options Full Custom VLSI Standard Cell ASIC FPGA CS 150 Fall 2005 - Lec #25 Design Methodology
More informationKenneth A. Hawick P. D. Coddington H. A. James
Student: Vidar Tulinius Email: vidarot@brandeis.edu Distributed frameworks and parallel algorithms for processing large-scale geographic data Kenneth A. Hawick P. D. Coddington H. A. James Overview Increasing
More informationThe Design and Implementation of a Low-Latency On-Chip Network
The Design and Implementation of a Low-Latency On-Chip Network Robert Mullins 11 th Asia and South Pacific Design Automation Conference (ASP-DAC), Jan 24-27 th, 2006, Yokohama, Japan. Introduction Current
More informationComputer and Hardware Architecture II. Benny Thörnberg Associate Professor in Electronics
Computer and Hardware Architecture II Benny Thörnberg Associate Professor in Electronics Parallelism Microscopic vs Macroscopic Microscopic parallelism hardware solutions inside system components providing
More informationMulti-Core Microprocessor Chips: Motivation & Challenges
Multi-Core Microprocessor Chips: Motivation & Challenges Dileep Bhandarkar, Ph. D. Architect at Large DEG Architecture & Planning Digital Enterprise Group Intel Corporation October 2005 Copyright 2005
More informationWhite Paper Assessing FPGA DSP Benchmarks at 40 nm
White Paper Assessing FPGA DSP Benchmarks at 40 nm Introduction Benchmarking the performance of algorithms, devices, and programming methodologies is a well-worn topic among developers and research of
More informationEvaluating the Potential of Graphics Processors for High Performance Embedded Computing
Evaluating the Potential of Graphics Processors for High Performance Embedded Computing Shuai Mu, Chenxi Wang, Ming Liu, Yangdong Deng Department of Micro-/Nano-electronics Tsinghua University Outline
More informationWilliam Stallings Computer Organization and Architecture 8 th Edition. Chapter 18 Multicore Computers
William Stallings Computer Organization and Architecture 8 th Edition Chapter 18 Multicore Computers Hardware Performance Issues Microprocessors have seen an exponential increase in performance Improved
More informationHow to Choose the Right Bus for Your Measurement System
1 How to Choose the Right Bus for Your Measurement System Overview When you have hundreds of different data acquisition (DAQ) devices to choose from on a wide variety of buses, it can be difficult to select
More informationIMPLICIT+EXPLICIT Architecture
IMPLICIT+EXPLICIT Architecture Fortran Carte Programming Environment C Implicitly Controlled Device Dense logic device Typically fixed logic µp, DSP, ASIC, etc. Implicit Device Explicit Device Explicitly
More informationVideo Georegistration: Key Challenges. Steve Blask Harris Corporation GCSD Melbourne, FL 32934
Video Georegistration: Key Challenges Steve Blask sblask@harris.com Harris Corporation GCSD Melbourne, FL 32934 Definitions Registration: image to image alignment Find pixel-to-pixel correspondences between
More informationMULTIPLEXER / DEMULTIPLEXER IMPLEMENTATION USING A CCSDS FORMAT
MULTIPLEXER / DEMULTIPLEXER IMPLEMENTATION USING A CCSDS FORMAT Item Type text; Proceedings Authors Grebe, David L. Publisher International Foundation for Telemetering Journal International Telemetering
More informationHybrid Memory Cube (HMC)
23 Hybrid Memory Cube (HMC) J. Thomas Pawlowski, Fellow Chief Technologist, Architecture Development Group, Micron jpawlowski@micron.com 2011 Micron Technology, I nc. All rights reserved. Products are
More informationHigh performance, power-efficient DSPs based on the TI C64x
High performance, power-efficient DSPs based on the TI C64x Sridhar Rajagopal, Joseph R. Cavallaro, Scott Rixner Rice University {sridhar,cavallar,rixner}@rice.edu RICE UNIVERSITY Recent (2003) Research
More informationFUSION Multitarget-Multisensor Bias Estimation. T. Kirubarajan July Estimation, Tracking and Fusion Laboratory (ETFLab)
Multitarget-Multisensor Bias Estimation Estimation, Tracking and Fusion Laboratory (ETFLab) E. Taghavi, R. Tharmarasa, T. Kirubarajan T. Kirubarajan July 2017 Motivation (1) Fusion of different sensors
More informationMotivation for Parallelism. Motivation for Parallelism. ILP Example: Loop Unrolling. Types of Parallelism
Motivation for Parallelism Motivation for Parallelism The speed of an application is determined by more than just processor speed. speed Disk speed Network speed... Multiprocessors typically improve the
More informationParallel Computer Architecture
Parallel Computer Architecture What is Parallel Architecture? A parallel computer is a collection of processing elements that cooperate to solve large problems fast Some broad issues: Resource Allocation:»
More information6LPXODWLRQÃRIÃWKHÃ&RPPXQLFDWLRQÃ7LPHÃIRUÃDÃ6SDFH7LPH $GDSWLYHÃ3URFHVVLQJÃ$OJRULWKPÃRQÃDÃ3DUDOOHOÃ(PEHGGHG 6\VWHP
LPXODWLRQÃRIÃWKHÃ&RPPXQLFDWLRQÃLPHÃIRUÃDÃSDFHLPH $GDSWLYHÃURFHVVLQJÃ$OJRULWKPÃRQÃDÃDUDOOHOÃ(PEHGGHG \VWHP Jack M. West and John K. Antonio Department of Computer Science, P.O. Box, Texas Tech University,
More informationExecutable Requirements: Opportunities and Impediments
Executable Requirements: Oppotunities and Impediments Executable Requirements: Opportunities and Impediments G. A. Shaw and A. H. Anderson * Abstract: In a top-down, language-based design methodology,
More informationWhite Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices
Introduction White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices One of the challenges faced by engineers designing communications equipment is that memory devices
More informationMission Status and Data Availability: TanDEM-X
Mission Status and Data Availability: TanDEM-X Irena Hajnsek, Thomas Busche, Alberto Moreira & TanDEM-X Team Microwaves and Radar Institute, German Aerospace Center irena.hajnsek@dlr.de 26-Jan-2009 Outline
More informationHybrid On-chip Data Networks. Gilbert Hendry Keren Bergman. Lightwave Research Lab. Columbia University
Hybrid On-chip Data Networks Gilbert Hendry Keren Bergman Lightwave Research Lab Columbia University Chip-Scale Interconnection Networks Chip multi-processors create need for high performance interconnects
More informationInternational Journal of Advanced Research in Computer Science and Software Engineering
ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Pa Available online at: Analysis of Network Processor Elements Topologies Devesh Chaurasiya
More informationDesign guidelines for embedded real time face detection application
Design guidelines for embedded real time face detection application White paper for Embedded Vision Alliance By Eldad Melamed Much like the human visual system, embedded computer vision systems perform
More informationA Priori Knowledge-Based STAP for Traffic Monitoring Applications:
A Priori Knowledge-Based STAP for Traffic Monitoring Applications: First Results André Barros Cardoso da Silva, German Aerospace Center (DLR), andre.silva@dlr.de, Germany Stefan Valentin Baumgartner, German
More informationAlgorithms and Architecture. William D. Gropp Mathematics and Computer Science
Algorithms and Architecture William D. Gropp Mathematics and Computer Science www.mcs.anl.gov/~gropp Algorithms What is an algorithm? A set of instructions to perform a task How do we evaluate an algorithm?
More informationStandard Graphics Pipeline
Graphics Architecture Software implementations of rendering are slow. OpenGL on Sparc workstations. Performance can be improved using sophisticated algorithms and faster machines. Real-time large-scale
More informationLecture 9: MIMD Architectures
Lecture 9: MIMD Architectures Introduction and classification Symmetric multiprocessors NUMA architecture Clusters Zebo Peng, IDA, LiTH 1 Introduction MIMD: a set of general purpose processors is connected
More informationHOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE
Page 1 of 8 HOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE FPGA I/O When To Go Serial by Brock J. LaMeres, Agilent Technologies Ads by Google Physical Synthesis Tools Learn How to Solve
More informationComputers Are Your Future
Computers Are Your Future Twelfth Edition Chapter 2: Inside the System Unit Copyright 2012 Pearson Education, Inc. Publishing as Prentice Hall 1 Inside the Computer System Copyright 2012 Pearson Education,
More informationIMPROVING DEMS USING SAR INTERFEROMETRY. University of British Columbia. ABSTRACT
IMPROVING DEMS USING SAR INTERFEROMETRY Michael Seymour and Ian Cumming University of British Columbia 2356 Main Mall, Vancouver, B.C.,Canada V6T 1Z4 ph: +1-604-822-4988 fax: +1-604-822-5949 mseymour@mda.ca,
More informationProbabilistic Sensor Models for Virtual Validation Use Cases and Benefits
Probabilistic Sensor Models for Virtual Validation Use Cases and Benefits Dr. Robin Schubert Co-Founder & CEO BASELABS GmbH 2 BASELABS enables data fusion results. 3 Who we are What we do We partner Data
More informationCOE 561 Digital System Design & Synthesis Introduction
1 COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Course Topics Microelectronics Design
More information07ATC 22 Image Exploitation System for Airborne Surveillance
07ATC 22 Image Exploitation System for Airborne Surveillance Karunakaran. P, Frederick Mathews, S.H.Padmanabhan, T.K.Sateesh HCL Technologies, India Copyright 2007 SAE International ABSTRACT The operational
More informationVIA ProSavageDDR KM266 Chipset
VIA ProSavageDDR KM266 Chipset High Performance Integrated DDR platform for the AMD Athlon XP Page 1 The VIA ProSavageDDR KM266: High Performance Integrated DDR platform for the AMD Athlon XP processor
More informationPart 1 of 3 -Understand the hardware components of computer systems
Part 1 of 3 -Understand the hardware components of computer systems The main circuit board, the motherboard provides the base to which a number of other hardware devices are connected. Devices that connect
More informationA Multiscale Nested Modeling Framework to Simulate the Interaction of Surface Gravity Waves with Nonlinear Internal Gravity Waves
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited. A Multiscale Nested Modeling Framework to Simulate the Interaction of Surface Gravity Waves with Nonlinear Internal Gravity
More informationEmbedded Computing Platform. Architecture and Instruction Set
Embedded Computing Platform Microprocessor: Architecture and Instruction Set Ingo Sander ingo@kth.se Microprocessor A central part of the embedded platform A platform is the basic hardware and software
More informationDoppler Blind Zone Analysis for Ground Target Tracking with Bistatic Airborne GMTI Radar
Doppler Blind Zone Analysis for Ground Target Tracking with Bistatic Airborne GMTI Radar Michael Mertens Sensor Data and Information Fusion Fraunhofer FKIE Wachtberg, Germany michael.mertens@fkie.fraunhofer.de
More informationComputer Architecture s Changing Definition
Computer Architecture s Changing Definition 1950s Computer Architecture Computer Arithmetic 1960s Operating system support, especially memory management 1970s to mid 1980s Computer Architecture Instruction
More informationEEL 4783: HDL in Digital System Design
EEL 4783: HDL in Digital System Design Lecture 13: Floorplanning Prof. Mingjie Lin Topics Partitioning a design with a floorplan. Performance improvements by constraining the critical path. Floorplanning
More informationPower Density. Digital Control. Improvements and. Techniques Enabling. Power Management Capabilities. Technical Paper 004
Digital Control Techniques Enabling Power Density Improvements and Power Management Capabilities Technical Paper 004 First presented at PCIM China 2007 Digital control can be used as an enabling technology
More informationThe Earth Simulator System
Architecture and Hardware for HPC Special Issue on High Performance Computing The Earth Simulator System - - - & - - - & - By Shinichi HABATA,* Mitsuo YOKOKAWA and Shigemune KITAWAKI The Earth Simulator,
More informationAMD Fusion APU: Llano. Marcello Dionisio, Roman Fedorov Advanced Computer Architectures
AMD Fusion APU: Llano Marcello Dionisio, Roman Fedorov Advanced Computer Architectures Outline Introduction AMD Llano architecture AMD Llano CPU core AMD Llano GPU Memory access management Turbo core technology
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationEmbedded Systems: Hardware Components (part I) Todor Stefanov
Embedded Systems: Hardware Components (part I) Todor Stefanov Leiden Embedded Research Center Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded System
More informationIdle Object Detection in Video for Banking ATM Applications
Research Journal of Applied Sciences, Engineering and Technology 4(24): 5350-5356, 2012 ISSN: 2040-7467 Maxwell Scientific Organization, 2012 Submitted: March 18, 2012 Accepted: April 06, 2012 Published:
More informationPowerPC 740 and 750
368 floating-point registers. A reorder buffer with 16 elements is used as well to support speculative execution. The register file has 12 ports. Although instructions can be executed out-of-order, in-order
More informationWhat is PXImc? By Chetan Kapoor, PXI Product Manager National Instruments
What is PXImc? By Chetan Kapoor, PXI Product Manager National Instruments Overview Modern day test and control systems are growing larger, more complex and more intricate. Most of these intricacies are
More informationAt-Speed Scan Test with Low Switching Activity
21 28th IEEE VLSI Test Symposium At-Speed Scan Test with Low Switching Activity Elham K. Moghaddam Department of ECE, University of Iowa, Iowa City, IA 52242 ekhayatm@engineering.uiowa.edu Janusz Rajski
More informationAdaptive Scientific Software Libraries
Adaptive Scientific Software Libraries Lennart Johnsson Advanced Computing Research Laboratory Department of Computer Science University of Houston Challenges Diversity of execution environments Growing
More informationFPGA Provides Speedy Data Compression for Hyperspectral Imagery
FPGA Provides Speedy Data Compression for Hyperspectral Imagery Engineers implement the Fast Lossless compression algorithm on a Virtex-5 FPGA; this implementation provides the ability to keep up with
More informationNEW APPROACHES TO HARDWARE ACCELERATION USING ULTRA LOW DENSITY FPGAs
NEW APPROACHES TO HARDWARE ACCELERATION USING ULTRA LOW DENSITY FPGAs August 2013 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationPerforming Multi-Phased Radar Processing with a Very Deep FPGA Pipeline
Performing Multi-Phased Radar Processing with a Very Deep FPGA Pipeline Jeffrey T. Muehring and John K. Antonio School of Computer Science University of Oklahoma antonio@ou.edu 2000 MAPLD Conference The
More informationComputing architectures Part 2 TMA4280 Introduction to Supercomputing
Computing architectures Part 2 TMA4280 Introduction to Supercomputing NTNU, IMF January 16. 2017 1 Supercomputing What is the motivation for Supercomputing? Solve complex problems fast and accurately:
More informationPerformance Behavior of Unmanned Vehicle Aided Mobile Backbone Based Wireless Ad Hoc Networks
Performance Behavior of Unmanned Vehicle Aided Mobile Backbone Based Wireless Ad Hoc Networks Izhak Rubin and Runhe Zhang Abstract We introduce Unmanned Vehicles (UVs) to aid the operation of the mobile
More informationLecture 9: MIMD Architecture
Lecture 9: MIMD Architecture Introduction and classification Symmetric multiprocessors NUMA architecture Cluster machines Zebo Peng, IDA, LiTH 1 Introduction MIMD: a set of general purpose processors is
More informationJohn Bloomfield, Mercury Computer Systems, Inc. HPEC September Mercury Computer Systems, Inc.
3DUWLWLRQLQJ &RPSXWDWLRQD7DVNV LWKLQDQ)3*$5,6& +HWHURJHQHRXV 0XWLFRPSXWHU John Bloomfield, Mercury Computer Systems, Inc. HPEC September 2002 Agenda Why worry about partitioning? How we partitioned a real-world
More informationDual-Platform GMTI: First Results With The TerraSAR-X/TanDEM-X Constellation
Dual-Platform GMTI: First Results With The TerraSAR-X/TanDEM-X Constellation Stefan V. Baumgartner, Gerhard Krieger Microwaves and Radar Institute, German Aerospace Center (DLR) Muenchner Strasse 20, 82234
More informationDigital Design Methodology
Digital Design Methodology Prof. Soo-Ik Chae Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008, John Wiley 1-1 Digital Design Methodology (Added) Design Methodology Design Specification
More informationECE 588/688 Advanced Computer Architecture II
ECE 588/688 Advanced Computer Architecture II Instructor: Alaa Alameldeen alaa@ece.pdx.edu Fall 2009 Portland State University Copyright by Alaa Alameldeen and Haitham Akkary 2009 1 When and Where? When:
More informationA Scalable Multiprocessor for Real-time Signal Processing
A Scalable Multiprocessor for Real-time Signal Processing Daniel Scherrer, Hans Eberle Institute for Computer Systems, Swiss Federal Institute of Technology CH-8092 Zurich, Switzerland {scherrer, eberle}@inf.ethz.ch
More informationInter-IC Protocol for Low Latency Musical Applications
TUFTS UNIVERSITY Inter-IC Protocol for Low Latency Musical Applications Steinway & Sons Research Grant C. Hopkins, C. Powell, E. Formella 4/26/2012 Digital audio synthesis for pianos has a, undesirable
More informationADAPTIVE AND DYNAMIC LOAD BALANCING METHODOLOGIES FOR DISTRIBUTED ENVIRONMENT
ADAPTIVE AND DYNAMIC LOAD BALANCING METHODOLOGIES FOR DISTRIBUTED ENVIRONMENT PhD Summary DOCTORATE OF PHILOSOPHY IN COMPUTER SCIENCE & ENGINEERING By Sandip Kumar Goyal (09-PhD-052) Under the Supervision
More informationA Closer Look at the Epiphany IV 28nm 64 core Coprocessor. Andreas Olofsson PEGPUM 2013
A Closer Look at the Epiphany IV 28nm 64 core Coprocessor Andreas Olofsson PEGPUM 2013 1 Adapteva Achieves 3 World Firsts 1. First processor company to reach 50 GFLOPS/W 3. First semiconductor company
More information