Interfacing Memory Chips on the 6812 Processor Bus. Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name
|
|
- Madeleine Dorsey
- 6 years ago
- Views:
Transcription
1 MPS Memory Interfacing Lab xercise Interfacing Memory Chips on the Processor Bus Student's name & I (): Partner's name & I (): Your Section number & TA's name Notes: You must work on this assignment with your partner. Hand in a printer copy of your software listings for the team. Hand in a neat copy of your circuit schematics for the team. These will be returned to you so that they may be used for reference do not write below this line POINTS () () TA init. Grade for performance verification (0% max.) Grade for answers to TA's questions (0% max.) Grade for documentation and appearance (0% max.) TOTAL Grader's signature: ate:
2 Interfacing Memory Chips on the Processor Bus GOAL By doing this lab assignment, you will learn to interface to the MHC expanded mode bus:. The Am 0 x -bits Static RAM and access it with software written in C.. The MCM7 0 x -bit Static RAM verified with -Bug commands. PRPARATION Read Sections. -.,. -. from Software and Hardware ngineering by Cady & Sibigtroth. (Read Sections. and.- from Microcomputer ngineering by Gene H. Miller.) Read..,.., and. from the HC VB User's Manual References: HC VB User's Manual, pp. -, - to -, & -7 to - Motorola MCHCA Technical Summary, pp. 7 & to 7 Hardware design o a top-down design of the bus interface hardware. Select the appropriate IC chips. Provide logic expressions for the various control pins, address decoding, etc. Use Logicorks, or another logic simulator, to validate your logic expressions. Include a full set of logic schematics in your report. Software design o a top-down design of your program. Provide a flowchart or equivalent. rite C programs for each module/subroutine. Provide planning documentation for each: flowchart and tests. Specify test inputs and expected output or other indictors of correct operation. Integrate your modules to get a C program that is free from syntax errors (i.e., it should compile without error messages and produce a.s file).. INTROUCTION TO BUS INTRFACING hen the MHC is operated in expanded mode, Port B acts as the Lo-Address Bus (-), Port A acts as the Hi-Address Bus (A-A), and Ports & C act as the Lo-ata Bus (0-7) and Hi-ata Bus (-). In addition to the Address and ata buses, the MHC provides several signals that are used to control the bus interface: nable (or CLK), R/ (Read / Not rite - high read and low write operation), LSTRB (Lo Byte Strobe) and several programmable chip select signals Page
3 (CSP, CSP0, CS, CS, CS, CS, and CS0 ). The control pins provide flexibility in configuring memory interfaces so that either memories with bit wide or bit wide data buses may be used. The LSTRB, R/, and chip select signals together with address decoding logic are used to select the time when data is to be put onto the ATA-bus for a processor memory read operation, e.g. a LAA M instruction, or to get data from the ATA-bus for a processor write operation, e.g. a STAA M instruction. For a memory read instruction, put the data onto the ATA-bus at the time labeled "put data." That is when both nable and R/* are high and the correct memory address is detected. For a memory write instruction, get data from the ATA-bus at the time labeled "get data." That is when both nable and R/* are low and the correct address is detected. The VB board uses only a single 7LS quad OR gate and the programmable chip select pins to detect which K-byte address block is addressed. The chip select pins CS0-CS are also available for other purposes such as incorporating the "put data" or "get data" conditions with partial address decoding. A 7LS -bit Magnitude Comparator can also be used to detect specific address bit patterns. The pin-outs for these two chips are shown below. 7 A A Y7 Gnd Y0 Y Y Y Y 0 Y Y 7 0 P> P0 0 P P P GN 0 P= 7 7 P7 P P P Pin-outs for the ' and '.. INTRFACING STATIC RAM In this lab exercise, two kinds of static RAM chips are used. The first kind is the Am, a K x -byte memory chip. It has address pins (-), bi-directional input-output pins, (IO-IO) and control pins. The control pins are Chip nable (C*), Output nable (O*), and rite nable (*) and are all active low. Notice the input-output pins are connected to the ATA-bus pins. The control pins are driven by the "put data" and "get data" conditions and the address decoding of the address bits A-. The second kind of memory chip is the MCM7, a K x -bit device. It has address pins (- A), input pin (), output pin (), and control pins. The control pins are Chip nable ( ) and rite ( ) and are both active low. Notice both input and output pins are connected together to the Page
4 same ATA-bus pin. The control pins are driven by the "put data" and "get data" conditions and the address decoding for the high order address bits A-A A A A A A A IO IO IO Am +V A A 0 O C 7 IO IO7 IO IO IO 7 x MCM7 A +V 7 A A A A A A A A 7 BIT x 0 Pin-outs for the Am. Pin-outs for the MCM7 This lab uses the MHC VB as the processor to which you will be adding external memory. The VB is configured for Normal xpanded ide Mode (BKG = MOB = MOA = ). This means that in this mode Kbytes of memory can be accessed over a bit wide data bus. All memory must be configured for wide data bus access using Port C and Port as the data bus bits and Port A and Port B as the address bus bits. The LSTRB, CS, and are used to select the chip and R/ to select the operation. All the bus interface signals are available on the two VB 0-pin connectors (J and J). The pin assignments are given in Figures - and - and details given in Tables - and - in the HC VB User's Manual (included at the end of this lab). The MHC is an extremely flexible chip that can be configured in hardware for many different modes depending on the I/O and memory requirements of the target application. The single chip mode needs no external memory and all the address and data lines are available for use as on-chip ports. The expanded mode can be programmed for a fixed Kbyte address space ( bit address bus) referred to as the xpanded mode, or up to a MB address space ( bit address bus) referred to as the Memory xpansion indows mode. The expanded/expansion modes can be configured for an or bit wide memory data bus referred to as narrow or wide mode. In the wide mode (used on the VB), the LSB address bit is not used in address decoding since only even addresses are used with the high byte of the bit data bus pointing to the following odd byte address. Two Kbyte chips must be wired in parallel with one chip being the low byte and one chip being the high byte of each even address. Refer to Figure - in the text. Since data memory (RAM) is being configured in this experiment, chip selection will be done using CS rather than CSP0. The chip select pins on the HC have been designed to eliminate or reduce the amount of glue logic needed to interface peripherals to the processor. Complete address decoding is possible for devices using less than address lines when mapped to specific locations. CS has been programmed on the VB to decode Kbyte devices. [Refer to Chip Select Page
5 Registers CSCTL0 ($00C) and CSCTL ($00).] Since the RAM chips used here provide only Kbytes, some extra address decoding will be necessary. Two other control signals are used for timing and selection of the RAM chips. Figure - of the HC VB User's Manual shows how to use LSTRB (LSTRB* in diagram), CS (CS* in diagram), and to generate the correct chip select and output enable signals for both the narrow and wide modes, even though this lab uses only the wide mode. Remember that you will need to modify this circuit to perform full address decoding on the Kbyte memory block.. LAB XRCIS This lab exercise has two parts. The first part is to interface two Am static RAM chips to the MHC (expanded) bus. The second part is to interface to (depending on availability) MCM7 static RAM chips to form a K x -bit, x -bit, or x -nibble memory array.. Start the chip address space at location $000. This uses some of the available Kbytes of address space on the VB between the Kbytes of on-chip PROM from $000 to $FFF and the Kbytes of program RAM space from $000 to $7FFF. Verify that the memory works as desired by using -Bug commands to access locations within the block. xecute the -Bug commands while the external RAM is without the + V power attached and again after it is powered up. If the memory chip is correctly interfaced, the commands should be able to change values at memory locations in the range when the RAM is powered up and fail if the RAM is powered down. Make sure you turn in all complete logic circuit diagrams. esign the hardware top-down. Then validate the operation of the chips bottom-up. You can do this without the computer being connected. Thoroughly test each chip before integrating them. This way you can correct any hardware errors as you are assembling the modules. Integrating and debugging working modules is much simpler than trying to debug an ensemble of untried chips. Your grade will depend on how well you follow these guidelines.. rite a short C program to check the correct operation of the memory chips. o this by writing and then reading the pattern $AA at all 0 locations starting at $000. To be certain that address decoding is being performed correctly, you may want to be certain that other address values outside the block are NOT being affected by writes to values in the block. Next write and read the pattern $ at all 0 locations. Record any memory locations that fail to read the pattern that is written. Use a buffer of size for the errors. If the buffer becomes full, empty the buffer to the screen and continue. Otherwise, display the buffer contents when the program finishes. Note that using pointers in C is a convenient way to access specific memory addresses. Repeat this test for another Am memory chip if you suspect a defective chip. If you get the Page
6 same error pattern, check your wiring for errors. It is highly unlikely that two chips have failed in exactly the same manner. After completing the exercise with the Am chips, have the TA or instructor check you off on parts and. It will be easier to proceed with part after removing the memory chips for parts and. Keep the address decoding and chip select logic since most of that may be used again.. Start the address of the bit (or nibble) memory array at the same address as the Am address space. Note that you are still constrained to the requirements of a wide access bus and need to design your added memory as though it were part of a full -bit wide block. A full implementation of the bit wide K MCM7 requires chips, adds K of RAM (K x bytes) and there is not enough address space for it between $000 and $000, where the K of VB RAM starts. Besides, this bitwide RAM must start on an K-memory boundary. (hy?) Verify that the bit (or nibble) memory works correctly by copying a list of to -bit digits into the memory array beginning at the first address and using only even numbered addresses. (hy only even addresses?) isplay side-by-side the original digits copied to and the ones read from the nibble memory array. If the array is interfaced correctly, the numbers should match. A partial schematic for the nibble memory array is shown here. Note, except for the data pins, the address and control pins are all connected the same. That is, all s are connected together, all s, etc. MCM7 A A 7 A A A A A A 7 A 0 +V +V +V +V MCM7 A A 7 A A A A A A 7 A 0 MCM7 A A 7 A A A A A A 7 A 0 0 MCM7 A A 7 A A A A A A 7 A 0 BI T BIT BIT BIT 0 Partial schematic for -bit memory array. Again, design the hardware top-down. Then validate the operation of the chips bottom-up. A single bit can be tested with -Bug before the full nibble is wired. AITIONAL NOTS:. Use the signals on the VB J & J sockets.. Use CSx (any of the chip select control lines) and address decoding on A - A to select the $000-$FFF address.. Use the R/ signals to control and. Page
7 ABSOLUT ARSS 0K K 0.K.K bytes = 0.K K K K K K K Page 7
8 Page
9 Bus Control and Input/Output Internally the MCHCA has full -bit data paths, but depending upon the operating mode and control registers, the external bus may be or bits. There are cases where -bit and -bit accesses can appear on adjacent cycles using the LSTRB signal to indicate - or -bit data.. etecting Access Type from xternal Signals The external signals LSTRB, R/, and can be used to determine the type of bus access that is taking place. Accesses to the internal RAM module are the only type of access that produce LSTRB = =, because the internal RAM is specifically designed to allow misaligned -bit accesses in a single cycle. In these cases the data for the address that was accessed is on the low half of the data bus and the data for address + is on the high half of the data bus. Table Access Type vs. Bus Control Pins LSTRB R/ Type of Access 0 -bit read of an even address 0 -bit read of an odd address 0 0 -bit write of an even address 0 0 -bit write of an odd address 0 0 -bit read of an even address -bit read of an odd address (low/high data swapped) bit write to an even address 0 -bit write to an even address (low/high data swapped) HI BYT LO BYT HI BYT LO BYT US ON VB Page
10 Page 0
11 Page
12 Page
13 Page
14 Page
15 Page
16 Page
17 Page 7
18 Page
19 Page
20 Page 0 IO IO IO A A A A A A IO IO IO IO7 IO C O A A Am +V A7 AA A0 A A A A IO IO IO A A A A A A IO IO IO IO7 IO C O A A Am +V A7 AA A0 A A A A IO IO IO A A A A A A IO IO IO IO7 IO C O A A Am +V A A A A A A A A A MCM7 A A A A A A A A A MCM7 A A A A A A A A A MCM7 A A A A A A A A A MCM7 +V +V +V +V BIT BIT BIT BIT 0 A A A A0
21 MCM 7 A A A A A A A A 7 7 A 0 +V +V +V +V MCM 7 A A 7 A A A A A A 7 A 0 MCM 7 A A A A A A A A 7 7 A 0 0 MCM 7 A A 7 A A A A A A 7 A 0 BI T BIT BIT BIT 0 MCM7 A A 7 A A A A A A 7 A 0 +V +V +V +V MCM7 A A 7 A A A A A A 7 A 0 MCM7 A A 7 A A A A A A 7 A 0 0 MCM7 A A 7 A A A A A A 7 A 0 BI T BIT BIT BIT 0 Page
Interfacing Memory Chips on the 6812 Processor Bus. Student's name & ID: Partner's name & ID: Your Section number / TA's name
MPS Memory Interfacing Lab xercise Interfacing Memory Chips on the Processor Bus Student's name & I: Partner's name & I: Your Section number / TA's name Notes: You must work on this assignment with your
More informationInterrupt and Timer ISRs. Student's name & ID: Partner's name(s) & ID(s): Your Section number & TA's name
MPS Interrupt Lab Exercise Interrupt and Timer ISRs Student's name & ID: Partner's name(s) & ID(s): Your Section number & TA's name Notes: You must work on this assignment with your partner. Hand in a
More informationInterrupt and Timer ISRs. Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name
MPSD Interrupt Lab Exercise Interrupt and Timer ISRs Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name Notes: You must work on this assignment with your partner. Hand in
More informationMagic 8 Ball. Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name
MPS Magic 8 Ball Lab Exercise Magic 8 Ball Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name Notes: You must work on this assignment with your partner. Hand in a printer
More informationPRINCETON (VON NEUMAN) ARCHITECTURE MICROPROCESSOR
1 IN OUT PRINCTON (VON NUMAN) ARCHITCTUR DATA MICROPROCSSOR ALU CONTROL STATUS INSTRUCTION CONTROL CONTROL & ADDR CLOCK ADDR(N Bits) COMPUTR DATA(M Bits) CONTROL Computer with N bit address bus can access
More informationThe 9S12 in Expanded Mode - Using MSI logic to build ports Huang Chapter 14
The 9S12 in Expanded Mode - Using MSI logic to build ports Huang Chapter 14 Using MSI Logic To Build An Output Port Many designs use standard MSI logic for microprocessor expansion This provides an inexpensive
More informationUNIVERSITY OF HONG KONG DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
UNIVERSITY OF HONG KONG DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING Experiment PCO: Principles of Computer Operation Location: Part I Lab., CYC 102. Objective: The objective is to learn the basic
More informationLab #2: Building the System
Lab #: Building the System Goal: In this second lab exercise, you will design and build a minimal microprocessor system, consisting of the processor, an EPROM chip for the program, necessary logic chips
More informationUNIVERSITY OF HONG KONG DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING. Principles of Computer Operation
UNIVERSITY OF HONG KONG DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING Experiment PCO: Principles of Computer Operation Location: Part I Lab., CYC 102. Objective: The objective is to learn the basic
More informationLecture Objectives. Introduction to Computing Chapter 0. Topics. Numbering Systems 04/09/2017
Lecture Objectives Introduction to Computing Chapter The AVR microcontroller and embedded systems using assembly and c Students should be able to: Convert between base and. Explain the difference between
More informationThe MC9S12 in Expanded Mode Using MSI logic to build ports Using MSI logic to build an output port Using MSI logic to build an input port
The MC9S12 in Expanded Mode Using MSI logic to build ports Using MSI logic to build an output port Using MSI logic to build an input port A Simple Parallel Output Port We want a port which will write 8
More informationTUTORIAL Describe the circumstances that would prompt you to use a microprocessorbased design solution instead of a hard-wired IC logic design.
TUTORIAL 1 1. Make a list of 10 products containing microprocessors that we use everyday. Personal computer Television Calculator Elevator Mobile phones MP3 players Microwave ovens DVD players Engine Control
More informationFinite State Machine Lab
Finite State Machine Module: Lab Procedures Goal: The goal of this experiment is to reinforce state machine concepts by having students design and implement a state machine using simple chips and a protoboard.
More informationDate Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS
Name: Instructor: Engr. Date Performed: Marks Obtained: /10 Group Members (ID):. Checked By: Date: Experiment # 09 MULTIPLEXERS OBJECTIVES: To experimentally verify the proper operation of a multiplexer.
More informationMC68HC12 Parallel I/O
EEL 4744C: Microprocessor Applications Lecture 6 Part 2 MC68HC12 Parallel I/O Dr. Tao Li 1 Software and Hardware Engineering (new version): Chapter 11 Or SHE (old version): Chapter 7 And Reading Assignment
More informationThe 9S12 in Expanded Mode - How to get into expanded mode Huang Chapter 14
The 9S2 in Expanded Mode - How to get into expanded mode Huang Chapter 4 Getting into expanded mode The HCS2 can operate in several modes: Normal Single-Chip Mode (the way we have been using the HCS2)
More informationChapter 1 Microprocessor architecture ECE 3120 Dr. Mohamed Mahmoud http://iweb.tntech.edu/mmahmoud/ mmahmoud@tntech.edu Outline 1.1 Computer hardware organization 1.1.1 Number System 1.1.2 Computer hardware
More informationMicroprocessors/Microcontrollers
Microprocessors/Microcontrollers A central processing unit (CPU) fabricated on one or more chips, containing the basic arithmetic, logic, and control elements of a computer that are required for processing
More informationTwo-Chip 32k in the TI-99/4A Console by Mike Brent Updated: 27 Jul 2016
Two-Chip 32k in the TI-99/4A Console by Mike Brent Updated: 27 Jul 2016 The purpose of this modification is to provide a simpler, faster to install, and more reliable 32k mod for the TI-99/4A than the
More informationUsing MSI Logic To Build An Output Port
Using MSI Logic To Build An Output Port Many designs use standard MSI logic for microprocessor expansion This provides an inexpensive way to expand microprocessors One MSI device often used in such expansions
More informationECE 1160/2160 Embedded Systems Design. Midterm Review. Wei Gao. ECE 1160/2160 Embedded Systems Design
ECE 1160/2160 Embedded Systems Design Midterm Review Wei Gao ECE 1160/2160 Embedded Systems Design 1 Midterm Exam When: next Monday (10/16) 4:30-5:45pm Where: Benedum G26 15% of your final grade What about:
More informationMicroprocessor Architecture. mywbut.com 1
Microprocessor Architecture mywbut.com 1 Microprocessor Architecture The microprocessor can be programmed to perform functions on given data by writing specific instructions into its memory. The microprocessor
More informationChapter ELEVEN 8255 I/O PROGRAMMING
Chapter ELEVEN 8255 I/O PROGRAMMING OBJECTIVES this chapter enables the student to: Code Assembly language instructions to read and write data to and from I/O ports. Diagram the design of peripheral I/O
More informationCPE/EE 421/521 Fall 2004 Chapter 4 The CPU Hardware Model. Dr. Rhonda Kay Gaede UAH. The CPU Hardware Model - Overview
CPE/EE 421/521 Fall 2004 Chapter 4 The 68000 CPU Hardware Model Dr. Rhonda Kay Gaede UAH Fall 2004 1 The 68000 CPU Hardware Model - Overview 68000 interface Timing diagram Minimal configuration using the
More informationCh 4. Standard Single Purpose Processors: Peripherals
EE414 Embedded Systems Ch 4. Standard Single Purpose Processors: Peripherals Part 2/5: Parallel Interface Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology
More informationEmbedded Systems Ch 5A. Parallel Interface (I)
Embedded Systems Ch 5A. Parallel Interface (I) Byung Kook Kim Dept of EECS Korea Advanced Institute of Science and Technology Overview 1. Introduction to Parallel Ports 2. Input/Output Mechanisms 3. IEEE
More informationMemory & Simple I/O Interfacing
Chapter 10 Memory & Simple I/O Interfacing Expected Outcomes Explain the importance of tri-state devices in microprocessor system Distinguish basic type of semiconductor memory and their applications Relate
More informationProgrammable Peripheral Application Note 021 Interfacing The PSD3XX To The MC68HC16 and The MC68300 Family of Microcontrollers By Ching Lee
Programmable Peripheral pplication Note 0 Interfacing The PSXX To The MC68HC16 and The MC680 Family of Microcontrollers By Ching Lee Introduction Typical MC683 Design The PSXX devices are user-configurable
More informationEE4380 Microprocessor Design Project
EE4380 Microprocessor Design Project Fall 2002 Class 1 Pari vallal Kannan Center for Integrated Circuits and Systems University of Texas at Dallas Introduction What is a Microcontroller? Microcontroller
More informationMicrocontroller Systems. ELET 3232 Topic 11: General Memory Interfacing
Microcontroller Systems ELET 3232 Topic 11: General Memory Interfacing 1 Objectives To become familiar with the concepts of memory expansion and the data and address bus To design embedded systems circuits
More informationTopic 3. ARM Cortex M3(i) Memory Management and Access. Department of Electronics Academic Year 14/15. (ver )
Topic 3 ARM Cortex M3(i) Memory Management and Access Department of Electronics Academic Year 14/15 (ver 25-10-2014) Index 3.1. Memory maps 3.2. Memory expansion 3.3. Memory management & Data alignment
More informationZ Z-280 MT8930, MT8992/3/4/5 MT8880 MT8888 MT8889 MT8980/1 MT8985, MT8986 (DIP-40) MT8986 (PLCC-44) MT8920B MT8952B
MSAN-145 How to Interface Mitel Components to Parallel Bus CPUs TABL OF CONTNTS Introduction ISSU 1 August 1993 1.0 Group 1 Components 1.1 Interfacing to the 6802 1.2 Interfacing to the 6809 1.3 Interfacing
More informationReview for Exam III. Analog/Digital Converters. The MC9S12 has two 10-bit successive approximation A/D converters - can be used in 8-bit mode
Methods used for A/D converters Flash (Parallel) Successive Approximation Review for Exam III Analog/Digital Converters A/D converters are classified according to: Resolution (number of bits) Speed (number
More informationINTRODUCTION TO MICROPROCESSORS
INTRODUCTION TO MICROPROCESSORS Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu January 7, 2016 Richa Upadhyay Prabhu (MPSTME) INTRODUCTION January 7, 2016 1 / 63 Course Design Prerequisite:
More informationThe MC9S12 address, data and control buses The MC9S12 single-chip mode memory map Simplified write/read cycle. Address, Data and Control Buses
EE 308 Spring 2013 The MC9S12 address, data and control buses The MC9S12 single-chip mode memory map Simplified write/read cycle The real MC9S12 multiplexed external bus Byte order in microprocessors How
More informationChapter 1. Microprocessor architecture ECE Dr. Mohamed Mahmoud.
Chapter 1 Microprocessor architecture ECE 3130 Dr. Mohamed Mahmoud The slides are copyright protected. It is not permissible to use them without a permission from Dr Mahmoud http://www.cae.tntech.edu/~mmahmoud/
More informationNIOS CPU Based Embedded Computer System on Programmable Chip
NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated
More informationEMULATOR II 1Mbyte MEMORY EXPANSION
EMULATOR II 1Mbyte MEMORY EXPANSION INSTALLATION INSTRUCTIONS E-mu Systems: 22/01/84 Enhanced by The Emulator Archive: 18/09/99 www.emulatorarchive.com Overview: The Emulator II ships with 512kbytes of
More informationThe 9S12 in Expanded Mode - How to get into expanded mode Huang Chapter 14
The 9S2 in Expanded Mode - How to get into expanded mode Huang Chapter 4 DATA/ADDR (6) HCS2 _ R/W E LSTRB DEMUX ADDR(6) CE _ WE CS _ UB _ LB DATA ADDR CE - Output Enable (Read) _ WE Write Enable CS Chip
More informationProgrammable Logic Design Techniques I
PHY 440 Lab14: Programmable Logic Design Techniques I The design of digital circuits is a multi-step process. It starts with specifications describing what the circuit must do. Defining what a circuit
More information8255 Programmable Peripheral Interface Architecture MCT/UNIT III/NARASIMHARAJ/LECTURE NOTES /IV MECH A
8255 Programmable Peripheral Interface Architecture 8255 PPI Architecture The parallel input-output port chip 8255 is also called as programmable peripheral input- output port. The Intel s 8255 is designed
More informationChapter 2: Fundamentals of a microprocessor based system
Chapter 2: Fundamentals of a microprocessor based system Objectives Learn about the basic structure of microprocessor systems Learn about the memory read/write timing diagrams. Learn about address decoding
More informationDevelopment Tools. 8-Bit Development Tools. Development Tools. AVR Development Tools
Development Tools AVR Development Tools This section describes some of the development tools that are available for the 8-bit AVR family. Atmel AVR Assembler Atmel AVR Simulator IAR ANSI C-Compiler, Assembler,
More informationThe Memory Hierarchy Part I
Chapter 6 The Memory Hierarchy Part I The slides of Part I are taken in large part from V. Heuring & H. Jordan, Computer Systems esign and Architecture 1997. 1 Outline: Memory components: RAM memory cells
More informationFR30-RAM-Stack-Board Documentation Part-Number: FR-RAM-STACK1-100P-M06
FR30-RAM-Stack-Board Documentation Part-Number: FR-RAM-STACK1-100P-M06 Fujitsu Mikroelektronik GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag, Germany Revision: Date: 1.1 30/7/99 Page 1 Contents Hardware
More informationDrexel University Electrical and Computer Engineering Department ECE 200 Intelligent Systems Spring Lab 1. Pencilbox Logic Designer
Lab 1. Pencilbox Logic Designer Introduction: In this lab, you will get acquainted with the Pencilbox Logic Designer. You will also use some of the basic hardware with which digital computers are constructed
More informationAMD actual programming and testing on a system board. We will take a simple design example and go through the various stages of this design process.
actual programming and testing on a system board. We will take a simple design example and go through the various stages of this design process. Conceptualize A Design Problem Select Device Implement Design
More informationHistory and Basic Processor Architecture
History and Basic Processor Architecture History of Computers Module 1 Section 1 What Is a Computer? An electronic machine, operating under the control of instructions stored in its own memory, that can
More informationMark II Aiken Relay Calculator
Introduction to Embedded Microcomputer Systems Lecture 6.1 Mark II Aiken Relay Calculator 2.12. Tutorial 2. Arithmetic and logical operations format descriptions examples h 8-bit unsigned hexadecimal $00
More informationLecture XIV 8086 Memory Interface. Wisam I Hasan
Lecture XIV 886 Memory Interface Wisam I Hasan Objectives: Upon completion you will be able to:. How to interface a memory device with µp 2. How to access memory in READ or WRITE 3. Describe memory structure
More informationIntroduction to Computers - Chapter 4
Introduction to Computers - Chapter 4 Since the invention of the transistor and the first digital computer of the 1940s, computers have been increasing in complexity and performance; however, their overall
More informationCommunication interfaces
Communication interfaces Emphasis on serial interfaces Parallel link Unit 2 Unit Serial link Unit 2 Unit Skew in parallel link Risk of missreading 2 Unbalanced link One signal line Ground Balanced link
More informationControl Unit: The control unit provides the necessary timing and control Microprocessor resembles a CPU exactly.
Unit I 8085 and 8086 PROCESSOR Introduction to microprocessor A microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using either a large-scale
More informationMicrocomputer Architecture and Programming
IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller
More informationComputer Architecture Dr. Charles Kim Howard University
EECE416 Microcomputer Fundamentals & Design Computer Architecture Dr. Charles Kim Howard University 1 Computer Architecture Computer Architecture Art of selecting and interconnecting hardware components
More informationLab3: I/O Port Expansion
Page 1/5 Revision 2 6-Oct-15 OBJECTIVES Explore and understand the implementation of memory-mapped I/O. Add an 8-bit input port and an 8-bit output port. REQUIRED MATERIALS EEL 3744 (upad and upad Proto
More informationNIOS CPU Based Embedded Computer System on Programmable Chip
1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based
More informationIntroduction to Microcontrollers
Motorola M68HC11 Specs Assembly Programming Language BUFFALO Topics of Discussion Microcontrollers M68HC11 Package & Pinouts Accumulators Index Registers Special Registers Memory Map I/O Registers Instruction
More informationAsynchronous & Synchronous Serial Communications Interface. Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name
MPSD Serial Communication Lab Exercise Asynchronous & Synchronous Serial Communications Interface Student's name & ID (1): Partner's name & ID (2): Your Section number & TA's name Notes: You must work
More informationMicroprocessors I MICROCOMPUTERS AND MICROPROCESSORS
Microprocessors I Outline of the Lecture Microcomputers and Microprocessors Evolution of Intel 80x86 Family Microprocessors Binary and Hexadecimal Number Systems MICROCOMPUTERS AND MICROPROCESSORS There
More informationGo Gators! Relax! May the Schwartz be with you!
Page 1/12 Exam 1 Instructions: Turn off cell phones beepers and other noise making devices. Show all work on the front of the test papers. If you need more room make a clearly indicated note on the front
More informationZ8 Pod Adapter. for the. Fluke 9000-Series Troubleshooter
Z8 Pod Adapter for the Fluke 9000-Series Troubleshooter May 23, 1984 Table of Contents 1. Conventions Used in This Document... 1 2. Overview... 2 3. Pod Adapter Setup... 3 3.1. Drivability Checking Control
More informationLab3: I/O Port Expansion
Page 1/6 Revision 0 26-Jan-16 OBJECTIVES Explore and understand the implementation of memory-mapped I/O. Add an 8-bit input port and an 8-bit output port. REQUIRED MATERIALS EEL 3744 (upad and upad Proto
More informationMC9S12 has 16 bit address and 16 bit data buses. Not enough pins on MC9S12 to allocate 35 pins for buses and pins for all other functions
The Multiplexed Address/Data Bus ADDR(16) MC9S12 DATA(16) R/W E LSTRB MEMORY MC9S12 has 16 bit address and 16 bit data buses Requires 35 bits Not enough pins on MC9S12 to allocate 35 pins for buses and
More informationExercise 1: Static Control of a Data Bus
Exercise 1: Static Control of a Data Bus EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the function of the CS signal and R/W signal in controlling data transfer
More informationIntroduction to Microcontrollers
Introduction to Microcontrollers Embedded Controller Simply an embedded controller is a controller that is embedded in a greater system. One can define an embedded controller as a controller (or computer)
More informationUMBC D 7 -D. Even bytes 0. 8 bits FFFFFC FFFFFE. location in addition to any 8-bit location. 1 (Mar. 6, 2002) SX 16-bit Memory Interface
8086-80386SX 16-bit Memory Interface These machines differ from the 8088/80188 in several ways: The data bus is 16-bits wide. The IO/M pin is replaced with M/IO (8086/80186) and MRDC and MWTC for 80286
More informationThe x86 Microprocessors. Introduction. The 80x86 Microprocessors. 1.1 Assembly Language
The x86 Microprocessors Introduction 1.1 Assembly Language Numbering and Coding Systems Human beings use the decimal system (base 10) Decimal digits: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 Computer systems use the
More informationAddress connections Data connections Selection connections
Interface (cont..) We have four common types of memory: Read only memory ( ROM ) Flash memory ( EEPROM ) Static Random access memory ( SARAM ) Dynamic Random access memory ( DRAM ). Pin connections common
More informationThe 8237 DMA Controller: -
The 8237 DMA Controller: - The 8237 is the LSI controller IC that is widely used to implement the direct memory access (DMA) function in 8088 and 8086 based microcomputer systems. It is available in 40-pin
More informationA Simple Parallel Input Port
308 Apr. 8, 2002 A Simple Parallel Input Port We want a port which will read 8 bits of data from the outside Such a port is similar to or Port B when all pins are set up as input We need some hardware
More informationAdding PC Connectivity to the MTS-88 Microcomputer Teaching. Omar Walid Abdul-Wahab, Wameedh Nazar Flayyih. System
Adding PC Connectivity to the MTS-88 Microcomputer Teaching System Computer Engineering Department, University of Baghdad, Baghdad, Iraq omarwalid1@yahoo.com, wam_nazar@yahoo.com doi: 10.4156/ijact.vol2.issue2.16
More informationFIGURE Three EPROMs interfaced to the 8088 microprocessor.
10 3 8088 AND 80188 (8-BIT) MEMORY INTERFACE: Basic 8088/80188 Memory Interface: The 8088 and 80188 microprocessors have an 8-bit data bus. The memory system must decode the address to select a memory
More informationEXPERIMENT #7 PARALLEL INTERFACING USING THE PERIPHERAL INTERFACE ADAPTER (PIA)
EXPERIMENT #7 PARALLEL INTERFACING USING THE PERIPHERAL INTERFACE ADAPTER (PIA) 1.0 Procedure The purpose of this experiment is to introduce the student to the following topics: the Peripheral Interface
More information8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization
8254 is a programmable interval timer. Which is widely used in clock driven digital circuits. with out timer there will not be proper synchronization between two devices. So it is very useful chip. The
More informationPART B UNIT II PART A
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (Deemed University) DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB : Microprocessor/CS201 YEAR/SEM : II/III UNIT I PART - A 1. Differentiate accumulator
More information8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments
8. Best Practices for Incremental Compilation Partitions and Floorplan Assignments QII51017-9.0.0 Introduction The Quartus II incremental compilation feature allows you to partition a design, compile partitions
More informationIntroduction to Programming
Introduction to Programming Chapter 2 Microcontrollers Objectives Describe the difference between source code and machine code. Define opcode, operand, and address of an operand. Explain the purpose of
More informationChapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface
Chapter 8 Summary: The 8086 Microprocessor and its Memory and Input/Output Interface Figure 1-5 Intel Corporation s 8086 Microprocessor. The 8086, announced in 1978, was the first 16-bit microprocessor
More informationTLL5000 Electronic System Design Base Module
TLL5000 Electronic System Design Base Module The Learning Labs, Inc. Copyright 2007 Manual Revision 2007.12.28 1 Copyright 2007 The Learning Labs, Inc. Copyright Notice The Learning Labs, Inc. ( TLL )
More informationPROGRAMMABLE MODULES SPECIFICATION OF PROGRAMMABLE COMBINATIONAL AND SEQUENTIAL MODULES
PROGRAMMABLE MODULES SPECIFICATION OF PROGRAMMABLE COMBINATIONAL AND SEQUENTIAL MODULES. psa. rom. fpga THE WAY THE MODULES ARE PROGRAMMED NETWORKS OF PROGRAMMABLE MODULES EXAMPLES OF USES Programmable
More informationSegment 1A. Introduction to Microcomputer and Microprocessor
Segment 1A Introduction to Microcomputer and Microprocessor 1.1 General Architecture of a Microcomputer System: The term microcomputer is generally synonymous with personal computer, or a computer that
More information3. The MC6802 MICROPROCESSOR
3. The MC6802 MICROPROCESSOR This chapter provides hardware detail on the Motorola MC6802 microprocessor to enable the reader to use of this microprocessor. It is important to learn the operation and interfacing
More informationChapter TEN. Memory and Memory Interfacing
Chapter TEN Memory and Memory Interfacing OBJECTIVES this chapter enables the student to: Define the terms capacity, organization, and speed as used in semiconductor memories. Calculate the chip capacity
More informationCEIBO FE-51RD2 Development System
CEIBO FE-51RD2 Development System Development System for Atmel AT89C51RD2 Microcontrollers FEATURES Emulates Atmel AT89C51RD2 60K Code Memory Real-Time Emulation Frequency up to 40MHz / 3V, 5V ISP and
More informationExperiment No. 5 MEMORY DESIGN USING STATIC RANDOM ACCESS MEMORY (RAM) ECE 441
Experiment No. 5 MEMORY DESIGN USING STATIC RANDOM ACCESS MEMORY (RAM) ECE 441 Peter Chinetti October 30, 2013 1 Introduction 1.1 Purpose Date Performed: October 10,17, & 24, 2013 Partners: Zelin Wu Instructor:
More informationEECS 140 Laboratory Exercise 4 3-to-11 Counter Implementation
EECS 140 Laboratory Exercise 4 3-to-11 Counter Implementation 1. Objectives A. To apply knowledge of combinatorial design. B. Gain expertise in designing and building a simple combinatorial circuit This
More informationMICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS
MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS UNIT I INTRODUCTION TO 8085 8085 Microprocessor - Architecture and its operation, Concept of instruction execution and timing diagrams, fundamentals of
More informationSYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET
1 SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET Intel 8086/8088 Architecture Segmented Memory, Minimum and Maximum Modes of Operation, Timing Diagram, Addressing Modes, Instruction Set,
More informationMicrocomputer System Design
Microcomputer System Design COE305 Lab. What is a Microprocessor? A microprocessor is a multipurpose, clockdriven, register-based electronic device that reads binary instructions from a storage device
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 150 Spring 2000
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS 150 Spring 2000 Lab #8: EPROMs This lab is to be completed with a project partner.
More informationEE 308 Spring 2011 The MC9S12 in Expanded Mode How to get into expanded mode
The MC9S12 in Expanded Mode How to get into expanded mode Huang Chapter 14 Module Mapping Control (MMC) V4 Block User Guide Multiplexed External Bus Interface (MEBI) Module V3 Block User Guide The MC9S12
More informationUnit 5 DOS INTERRPUTS
Unit 5 DOS INTERRPUTS 5.1 Introduction The DOS (Disk Operating System) provides a large number of procedures to access devices, files and memory. These procedures can be called in any user program using
More informationUniversity of Florida EEL 4744 Summer 2014 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering 1 July Oct-14 6:41 PM
Page 1/14 Exam 1 Instructions: First Name Turn off cell phones beepers and other noise making devices. Show all work on the front of the test papers. If you need more room make a clearly indicated note
More informationChapter 13 Direct Memory Access and DMA-Controlled I/O
Chapter 13 Direct Memory Access and DMA-Controlled I/O The DMA I/O technique provides direct access to the memory while the microprocessor is temporarily disabled This allows data to be transferred between
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note a EE-279 Technical notes on using Analog Devices DSPs, processors and development tools Visit our Web resources http://www.analog.com/ee-notes and http://www.analog.com/processors
More informationENGG3380: Computer Organization and Design Lab4: Buses and Peripheral Devices
ENGG3380: Computer Organization and Design Lab4: Buses and Peripheral Devices School of Engineering, University of Guelph Winter 2017 1 Objectives: The purpose of this lab is : Learn basic bus design techniques.
More information1. Internal Architecture of 8085 Microprocessor
1. Internal Architecture of 8085 Microprocessor Control Unit Generates signals within up to carry out the instruction, which has been decoded. In reality causes certain connections between blocks of the
More informationECSE-323 Digital System Design. Lab #1 Using the Altera Quartus II Software Fall 2008
1 ECSE-323 Digital System Design Lab #1 Using the Altera Quartus II Software Fall 2008 2 Introduction. In this lab you will learn the basics of the Altera Quartus II FPGA design software through following
More informationLab 8: Debugging Embedded Devices and Software
Lab 8: Debugging Embedded Devices and Software Summary: Given pre-written code, isolate code and functional errors to create a working memory interfacing program. Learning Objectives: Debug and fix pre-written
More information