Input-Output Organization
|
|
- Lynne Wood
- 5 years ago
- Views:
Transcription
1 Ted Borys - CSI 404 5/1/2004 Page 11-1 Section 11 Input-Output Organization ASCII Character Set 94 printable characters Upper & lowercase letters 10 numerals Special characters such as #, % 34 control characters Format effectors such as CR, LF, HT, BS Information separators such as RS, FS Communication control such as STX, ETX Slides with white background courtesy of Mano text for this class 1 2 ASCII ASCII Control Characters 3 4 Differences Central computer Electronic Fast transfer rate Addressable at word level Peripheral Mechanical & magnetic; signal converted Slow transfer rate Addressable at groups of words level (e.g., sector, track, block) Interface Unit Hardware components between peripheral device and processor bus Supervise and synchronize all I/Os 5 6
2 Ted Borys - CSI 404 5/1/2004 Page 11-2 I/O Bus and Connected Devices 7 I/O Bus Data Data read or written Address Each interface has a unique address Control Passes commands to interface Control command tells peripheral what to do Status command asks peripheral to report something I/O command sends or receives data to/from peripheral 8 Tape Unit Example Computer issues control command to activate transport mechanism (move the tape) Computer issues status commands to monitor tape movement When tape in correct position, computer issues data output control command Interface responds by reading data off the I/O bus and sending it to the tape drive I/O versus Memory Bus Two completely separate busses I/O processor (data channel) in addition to CPU One common bus with separate control lines Isolated I/O CPU has different instructions for memory and I/O One common bus with common control lines Memory-mapped I/O CPU issues same instructions for memory and I/O 9 10 Asynchronous Data Transfer Source and destination do not share a common clock Need communication methodology Strobe Control signal handshaking Source-Initiated Strobe 11 12
3 Ted Borys - CSI 404 5/1/2004 Page 11-3 Destination-Initiated Strobe Source-Initiated Handshaking Destination-Initiated Handshaking Asynchronous Serial Transfer One conductor + common ground Each unit has separate clock at same frequency Idle time has conductor in 1-state Character frame One start bit, conductor in 0-state Character bits, usually 8 One or two stop bits, conductor in 1-state Asynch Serial Transfer Diagram Baud Rate 1 0 Data transfer speed in bits per second 110 baud 10 characters / second Bits: 1 start, 8 data, 2 stop 300 baud 30 characters / second Bits: 1 start, 8 data, 1 stop 17 18
4 Ted Borys - CSI 404 5/1/2004 Page 11-4 FIFO Buffer 4 x 4 FIFO Buffer Memory unit that stores information such that the first item in is the first item out Input data rate and output data rate can be different Memory / Peripheral Xfer Modes Programmed I/O Interrupt-initiated I/O Direct memory access (DMA) Programmed I/O Transfer data under program control Transfer data from/to CPU register & peripheral Transfer data from/to memory & CPU register Peripheral status constantly monitored by CPU Interrupt-Initiated I/O Peripheral interrupts CPU when ready for I/O CPU stops what it is currently doing to service I/O interrupt When I/O completes, CPU returns to what it was doing before interrupt took place Direct Memory Access CPU initiates I/O by giving interface unit the starting address and word count Interface unit performs I/O directly with memory using the memory bus while CPU is doing other work Interface unit interrupts CPU to indicate it is done 23 24
5 Ted Borys - CSI 404 5/1/2004 Page 11-5 Interrupt Vector w/priority Input-Output Processor (IOP) Processor with DMA capability that communicates with one or more peripherals I/O activities are offloaded from CPU Computer system may have > 1 IOP CPU & IOP Block Diagram CPU IOP Communication IBM 370 I/O Channel (IOP) Multiplexer Connects multiple slow and medium speed devices Can perform concurrent I/O with multiple devices I/O done one byte at a time Selector Normally controls one high speed device Handles one I/O at a time Block-multiplexer Connects multiple high speed devices I/O done one block at a time 29 Intel 8089 IOP 30
6 Ted Borys - CSI 404 5/1/2004 Page 11-6 Data Communication Processor I/O processor that collects and distributes data from many remote devices connected through telephone and communication lines Peripheral IOP converses via common bus DC IOP converses via pair of wires Data and control information on same wires Phone Lines Analog transmission originally used for voice Digital signals converted to audio by sending modem Audio signals converted to digital by receiving modem Transmission can be synchronous or asynchronous Asynchronous Transmission Each character has start and stop bits to frame it Each character checked for transmission error via parity Terminals used by humans also have sent characters echoed back for visual confirmation Synchronous Transmission Characters grouped together in a block Control characters at the beginning and end of the block frame it Transmission error-checking Each character has a parity bit At end of block Longitudinal redundancy check (LRC) character Exclusive-OR of all transmitted characters Cyclic redundancy check (CRC) Two or four byte code generated by sending data through a feedback shift register containing XOR gates Transmission Modes Simplex One direction only Radio broadcasting Half-duplex Both directions Only one direction at a time Time to switch directions called turnaround Full-duplex Both directions simultaneously Need 4 wires 35 36
7 Ted Borys - CSI 404 5/1/2004 Page 11-7 SYN Character ASCII Comm Control Chars Used to synchronize transmitter and receiver Receiver keeps checking last 8 bits looking for a SYN character Once the first SYN is framed, next character must also be SYN If third character is SYN, receiver goes into a synchronous idle state Typical Message Format Terminal to Processor Example BCC is usually either LRC or CRC Processor to Terminal Example 41
I/O Organization John D. Carpinelli, All Rights Reserved 1
I/O Organization 1997 John D. Carpinelli, All Rights Reserved 1 Outline I/O interfacing Asynchronous data transfer Interrupt driven I/O DMA transfers I/O processors Serial communications 1997 John D. Carpinelli,
More informationChapter 7 : Input-Output Organization
Chapter 7 Input-Output organization 7.1 Peripheral devices In addition to the processor and a set of memory modules, the third key element of a computer system is a set of input-output subsystem referred
More informationINPUT-OUTPUT ORGANIZATION
INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides
More informationLecture-65 SERIAL DATA COMMMUNICATION The data bus of a microcomputer system is designed to transfer data to and from I/O device in parallel - all
Lecture-65 SERIAL DATA COMMMUNICATION The data bus of a microcomputer system is designed to transfer data to and from I/O device in parallel - all bits of a data word are transformed simultaneously. This
More informationECE251: Thursday November 8
ECE251: Thursday November 8 Universal Asynchronous Receiver & Transmitter Text Chapter 22, Sections 22.1.1-22.1.4-read carefully TM4C Data Sheet Section 14-no need to read this A key topic but not a lab
More information1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.
1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. A typical communication link between the processor and
More informationComputer Architecture and Organization: L10: I/O Organization
Computer Architecture and Organization: L10: I/O Organization By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com, hafez@research.iiit.ac.in 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU
More informationSerial I/O. 4: Serial I/O. CET360 Microprocessor Engineering. J. Sumey
4: Serial I/O CET360 Microprocessor Engineering J. Sumey Introduction serial, i.e. bit-at-a-time, interfacing techniques are useful when parallel interfacing limitations become problematic distance limitations
More informationUniversal Asynchronous Receiver Transmitter Communication
Universal Asynchronous Receiver Transmitter Communication 13 October 2011 Synchronous Serial Standard SPI I 2 C Asynchronous Serial Standard UART Asynchronous Resynchronization Asynchronous Data Transmission
More informationMore on IO: The Universal Serial Bus (USB)
ecture 37 Computer Science 61C Spring 2017 April 21st, 2017 More on IO: The Universal Serial Bus (USB) 1 Administrivia Project 5 is: USB Programming (read from a mouse) Optional (helps you to catch up
More informatione-pg Pathshala Subject : Computer Science Paper: Embedded System Module: Serial Port Communication Module No: CS/ES/11 Quadrant 1 e-text
e-pg Pathshala Subject : Computer Science Paper: Embedded System Module: Serial Port Communication Module No: CS/ES/11 Quadrant 1 e-text In this lecture, serial port communication will be discussed in
More informationEXPERIMENT 8: Introduction to Universal Serial Asynchronous Receive Transmit (USART)
EXPERIMENT 8: Introduction to Universal Serial Asynchronous Receive Transmit (USART) Objective: Introduction To understand and apply USART command for sending and receiving data Universal Serial Asynchronous
More informationINPUT-OUTPUT ORGANIZATION
1 INPUT-OUTPUT ORGANIZATION Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes of Transfer Priority Interrupt Direct Memory Access Input-Output Processor Serial Communication 2
More informationBlog - https://anilkumarprathipati.wordpress.com/
Input-Output organization 1. Peripheral Devices The input-output subsystem of a computer, referred to as I/O, provides an efficient mode of communication between the central system and the outside environment.
More informationA GUIDE TO RS-232 COMMUNICATION WITH FX PLCS
A GUIDE TO RS-232 COMMUNICATION WITH FX PLCS Page 1 of 35 A GUIDE TO RS-232 COMMUNICATION WITH FX PLCS This document has been written specifically for FX and FX0N users that are unfamiliar with RS-232
More informationSender Receiver Sender
EEE 410 Microprocessors I Spring 04/05 Lecture Notes # 19 Outline of the Lecture Interfacing the Serial Port Basics of Serial Communication Asynchronous Data Communication and Data Framing RS232 and other
More information4 Multiplexer. Y Fig Keyboard Scan Matrix
- 4 Multiplexer Microcontroller 3 Decoder X Y Fig. - Keyboard Scan Matrix 2 Prentice Hall, Inc. -2 Track Sector Head positioning Fig. -2 Hard Disk Format 2 Prentice Hall, Inc. -3 RGB electron guns R G
More informationEXPERIMENT 7: Introduction to Universal Serial Asynchronous Receive Transmit (USART)
EXPERIMENT 7: Introduction to Universal Serial Asynchronous Receive Transmit (USART) Objective: To understand and apply USART command for sending and receiving data Introduction Universal Serial Asynchronous
More informationINPUT-OUTPUT ORGANIZATION
INPUT-OUTPUT ORGANIZATION Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes of Transfer Priority Interrupt Direct Memory Access Input-Output Processor Serial Communication PERIPHERAL
More informationChapter 9: Data Transmission
Chapter 9: Data Transmission MULTIPLE CHOICE 1. In practical terms, parallel data transmission is sent: a. over short distances only c. over any distance b. usually over long distances d. usually over
More informationChapter 8. Input Output Organization
Chapter 8 Input Output Organization 8.1 Introduction: In the design of a simple computer, we assumed one input device and one output device transferring data in and out of the accumulator using a programmed
More informationModes of Transfer. Interface. Data Register. Status Register. F= Flag Bit. Fig. (1) Data transfer from I/O to CPU
Modes of Transfer Data transfer to and from peripherals may be handled in one of three possible modes: A. Programmed I/O B. Interrupt-initiated I/O C. Direct memory access (DMA) A) Programmed I/O Programmed
More information8051SERIAL PORT PROGRAMMING
8051SERIAL PORT PROGRAMMING Basics of Serial Communication Computers transfer data in two ways: Parallel Often 8 or more lines (wire conductors) are used to transfer data to a device that is only a few
More informationSerial Communication Prof. James L. Frankel Harvard University. Version of 2:30 PM 6-Oct-2015 Copyright 2015 James L. Frankel. All rights reserved.
Serial Communication Prof. James L. Frankel Harvard University Version of 2:30 PM 6-Oct-2015 Copyright 2015 James L. Frankel. All rights reserved. Overview of the Serial Protocol Simple protocol for communicating
More informationPD215 Mechatronics. Week 3/4 Interfacing Hardware and Communication Systems
PD215 Mechatronics Week 3/4 Interfacing Hardware and Communication Systems Interfacing with the physical world A compute device (microprocessor) in mechatronic system needs to accept input information
More informationConcepts of Serial Communication
Section 6. Serial Communication Communication Using Serial Interfaces: UART and SPI Concepts of Serial Communication Limitations of Parallel Bus Clock skew becomes a serious issue for high speed and long
More informationCHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1
CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY COMPUTER ARCHITECURE- III YEAR EEE-6 TH SEMESTER 16 MARKS QUESTION BANK UNIT-1 Data representation: (CHAPTER-3) 1. Discuss in brief about Data types, (8marks)
More informationCourse 10: Interfaces Agenda
Course 10: Interfaces 1 Agenda Introduction V.24 interface (RS232) USB 2 Introduction 3 Definition(s) (from the web) A boundary across which two independent systems meet and act on or communicate with
More informationCOMPUTER NETWORKS UNIT I. 1. What are the three criteria necessary for an effective and efficient networks?
Question Bank COMPUTER NETWORKS Short answer type questions. UNIT I 1. What are the three criteria necessary for an effective and efficient networks? The most important criteria are performance, reliability
More informationI/O Systems. Amir H. Payberah. Amirkabir University of Technology (Tehran Polytechnic)
I/O Systems Amir H. Payberah amir@sics.se Amirkabir University of Technology (Tehran Polytechnic) Amir H. Payberah (Tehran Polytechnic) I/O Systems 1393/9/15 1 / 57 Motivation Amir H. Payberah (Tehran
More informationDigital Design Laboratory Lecture 6 I/O
ECE 280 / CSE 280 Digital Design Laboratory Lecture 6 I/O Input/Output Module Interface to CPU and Memory Interface to one or more peripherals Generic Model of I/O Module External Devices Human readable
More informationConfiguration of Synchronous Protocols
encor! enetworks TM Version A, September 2010 2013 Encore Networks, Inc. All rights reserved. Configuration of Synchronous Protocols This chapter discusses synchronous protocols that you can configure
More informationTransmission SIGNALs
Chapter 6 Digital Communications Basics 6.1 Introduction 6.2 Transmission media 6.3 Source of signal impairment 6.4 Asynchronous Transmission 6.5 Synchronous Transmission 6.6 Error Detection Methods 6.7
More informationQUIZ Ch.6. The EAT for a two-level memory is given by:
QUIZ Ch.6 The EAT for a two-level memory is given by: EAT = H Access C + (1-H) Access MM. Derive a similar formula for three-level memory: L1, L2 and RAM. Hint: Instead of H, we now have H 1 and H 2. Source:
More informationHello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of
Hello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of this interface, which is widely used for serial communications.
More informationInformatics for industrial applications
Informatics for industrial applications Lecture 5 - Peripherals: USART and DMA Martino Migliavacca martino.migliavacca@gmail.com October 20, 2011 Outline 1 Introduction to USART Introduction Synchronous
More informationSerial Interfaces Part 1. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Serial Interfaces Part 1 ECE 153B Sensor & Peripheral Interface Design Serial Interfaces Simple Serial Interfaces RS-232C (UART) Provides for point to point communications, primarily Among the simplest
More information1.1. INTRODUCTION 1.2. NUMBER SYSTEMS
Chapter 1. 1.1. INTRODUCTION Digital computers have brought about the information age that we live in today. Computers are important tools because they can locate and process enormous amounts of information
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT IV I/O INTERFACING PART A (2 Marks)
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT IV I/O INTERFACING PART A (2 Marks) 1. Name the three modes used by the DMA processor to transfer data? [NOV/DEC 2006] Signal transfer mode (cycling
More informationTHT-500-A/R (C5) 1. System Configuration COMMUNICATION INSTRUCTION MANUAL. No. THT5CE
COMMUNICATION INSTRUCTION MANUAL THT-500-A/R (C5) No. THT5CE2 2018.04 This manual contains instructions for communication functions of the THT-500-A/R. 1. System Configuration 1.1 When Using USB Communication
More informationS-Series Sensor ASCII Protocol v8.1.0
S-Series Sensor v8.1.0 Legend: ADR Node/Slave Address TIME STAT Status Byte ERR CTRL Control Byte SP # POS Position DATA TARG Target CHAR VEL Velocity OFF SN CODE PAR # Serial Number Security Code Parameter
More informationCh 4. Standard Single Purpose Processors: Peripherals
EE414 Embedded Systems Ch 4. Standard Single Purpose Processors: Peripherals Part 2/5: Parallel Interface Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology
More informationUniversal Serial Bus Host Interface on an FPGA
Universal Serial Bus Host Interface on an FPGA Application Note For many years, designers have yearned for a general-purpose, high-performance serial communication protocol. The RS-232 and its derivatives
More informationUniversität Dortmund. IO and Peripheral Interfaces
IO and Peripheral Interfaces Microcontroller System Architecture Each MCU (micro-controller unit) is characterized by: Microprocessor 8,16,32 bit architecture Usually simple in-order microarchitecture,
More informationDATA COMMUNICATION. Part TWO Data Transmission
DATA COMMUNICATION Part TWO Data Transmission This Chapter intends to create basic concepts of Data communication. We will be covering some basic definitions and details Q: What are the basics Communication
More informationRS-232 DATA COMMUNICATIONS WITH THE TANDY COLOR COMPUTER
By Tom Gunnison 1998 DISCLAIMER These plans and software are provided "as is" with no guarantee of fitness for the purpose either explicit or implied. I disclaim any responsibility for losses incurred
More informationCS 4453 Computer Networks Winter
CS 4453 Computer Networks Chapter 2 OSI Network Model 2015 Winter OSI model defines 7 layers Figure 1: OSI model Computer Networks R. Wei 2 The seven layers are as follows: Application Presentation Session
More informationParallel-to-Serial and Serial-to-Parallel Converters
Session 1532 Parallel-to-Serial and Serial-to-Parallel Converters Max Rabiee, Ph.D., P.E. University of Cincinnati Abstract: Microprocessors (MPUs) on a computer motherboard communicate in a parallel format
More informationModbus Remote Communication Protocol for REM 54_. Technical Description
Modbus Remote Communication Protocol for REM 54_ 1MRS 750781-MUM Issued: 08.03.2002 Version: A/18.06.2002 Checked: ML Approved: AF Remote Communication Protocol for REM 54_ Modbus We reserve the right
More informationTypical modules include interfaces to ARINC-429, ARINC-561, ARINC-629 and RS-422. Each module supports up to 8 Rx or 8Tx channels.
Modular PCI Range of Cards Summary features Modular Architecture Interface compatible with PCI Local bus Specification, revision 2.1, June 1995 2 or 4 Module General Purpose Carrier Cards 8 Channels per
More informationI/O Design, I/O Subsystem, I/O-Handler Device Driver, Buffering, Disks, RAID January WT 2008/09
21 I/O Management (1) I/O Design, I/O Subsystem, I/O-Handler Device Driver, Buffering, Disks, RAID January 26 2009 WT 2008/09 2009 Universität Karlsruhe, System Architecture Group 1 Recommended Reading
More informationCommunication. Chirag Sangani
Communication Scope of Communication Telephones and cell phones. Satellite networks. Radio and DTH services. Campus LAN and wireless. Internet. Intra-galactic communication. Essentials of Communication
More informationRS-232 Control of the Advantage EQ281/8, EQ282/8 and Advantage SMS200
RS-232 Control of the Advantage EQ281/8, EQ282/8 and Advantage SMS200 Biamp Systems, 14130 N.W. Science Park, Portland, Oregon 97229 U.S.A. (503) 641-7287 an affiliate of Rauland-Borg Corp. Introduction
More informationLecture 13 Serial Interfaces
CPE 390: Microprocessor Systems Spring 2018 Lecture 13 Serial Interfaces Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030 Adapted from HCS12/9S12
More informationESSSg^Pi»ter. The most important features of MULBY 3 at a glance
ESSSg^Pi»ter 0 The most important features of MULBY 3 at a glance # I The most important features of MULBY 3 This brochure shall provide a quick survey about the MULBY 3 central processor unit, standard
More informationAdvantages and disadvantages
Advantages and disadvantages Advantages Disadvantages Asynchronous transmission Simple, doesn't require synchronization of both communication sides Cheap, timing is not as critical as for synchronous transmission,
More informationLecture 6 The Data Link Layer. Antonio Cianfrani DIET Department Networking Group netlab.uniroma1.it
Lecture 6 The Data Link Layer Antonio Cianfrani DIET Department Networking Group netlab.uniroma1.it Link Layer: setting the context two physically connected devices: host-router, router-router, host-host,
More informationTABLE OF CONTENTS. Communication Functions
TABLE OF CONTENTS Chapter 1: Chapter 2: Chapter 3: Chapter 4: General Features....................................................... 1-1 Functions......................................................
More informationDirect Link Networks. Lecture - Encoding & Framing 1. Areas for Discussion. Problems
Areas for Discussion Direct Link s Joseph Spring School of Computer Science 3COM0088 Computer Protocols & Architecture s Based on Chapter 2, Peterson & Davie, Computer s: A Systems Approach, 3 rd Ed Problems
More informationDigital Input and Output
Digital Input and Output Topics: Parallel Digital I/O Simple Input (example) Parallel I/O I/O Scheduling Techniques Programmed Interrupt Driven Direct Memory Access Serial I/O Asynchronous Synchronous
More informationInterconnecting Components
Interconnecting Components Need interconnections between CPU, memory, controllers Bus: shared communication channel Parallel set of wires for data and synchronization of data transfer Can become a bottleneck
More informationMCS-51 Serial Port A T 8 9 C 5 2 1
MCS-51 Serial Port AT89C52 1 Introduction to Serial Communications Serial vs. Parallel transfer of data Simplex, Duplex and half-duplex modes Synchronous, Asynchronous UART Universal Asynchronous Receiver/Transmitter.
More informationTutorial Introduction
Tutorial Introduction PURPOSE: This tutorial describes the key features of the DSP56300 family of processors. OBJECTIVES: Describe the main features of the DSP 24-bit core. Identify the features and functions
More informationAnnouncement. Computer Architecture (CSC-3501) Lecture 23 (17 April 2008) Chapter 7 Objectives. 7.1 Introduction. 7.2 I/O and Performance
Computer Architecture (CSC-3501) Lecture 23 (17 April 2008) Announcement Homework #8 and #9 are uploaded at class website Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark 1 2 Chapter 7 Objectives 7.1
More informationLecture 25: Busses. A Typical Computer Organization
S 09 L25-1 18-447 Lecture 25: Busses James C. Hoe Dept of ECE, CMU April 27, 2009 Announcements: Project 4 due this week (no late check off) HW 4 due today Handouts: Practice Final Solutions A Typical
More informationUNIT-V COMMUNICATION INTERFACE
UNIT-V COMMUNICATION INTERFACE SERIAL DATA TRANSFER INTRODUCTION Data transmission, digital transmission or digital communications is the physical transfer of data (a digital bit stream) over a point-to-point
More informationEECS150 - Digital Design Lecture 15 - Project Description, Part 5
EECS150 - Digital Design Lecture 15 - Project Description, Part 5 March 8, 2011 John Wawrzynek Spring 2011 EECS150 - Lec15-proj5 Page 1 Announcements Exam in lab tomorrow evening 6pm. Spring 2011 EECS150
More informationModule 11: I/O Systems
Module 11: I/O Systems Reading: Chapter 13 Objectives Explore the structure of the operating system s I/O subsystem. Discuss the principles of I/O hardware and its complexity. Provide details on the performance
More informationDATA REPRESENTATION. Data Types. Complements. Fixed Point Representations. Floating Point Representations. Other Binary Codes. Error Detection Codes
1 DATA REPRESENTATION Data Types Complements Fixed Point Representations Floating Point Representations Other Binary Codes Error Detection Codes 2 Data Types DATA REPRESENTATION Information that a Computer
More informationDatalogic Scanning, Inc. 959 Terry Street Eugene, Oregon Telephone: (541) Fax: (541)
Datalogic Scanning, Inc. 959 Terry Street Eugene, Oregon 97402 Telephone: (541) 683-5700 Fax: (541) 345-7140 An Unpublished Work - All rights reserved. No part of the contents of this documentation or
More informationAceprox FSK Proximity Reader REV2 Data Sheet
Aceprox 688-52 FSK Proximity Reader REV2 Data Sheet Overview The 688-52 OEM proximity reader consists of three parts: a potted unit containing the electronics, a front cover, and an optional spacer plate.
More informationOUTLINE. SPI Theory SPI Implementation STM32F0 SPI Resources System Overview Registers SPI Application Initialization Interface Examples
SERIAL PERIPHERAL INTERFACE (SPI) George E Hadley, Timothy Rogers, and David G Meyer 2018, Images Property of their Respective Owners OUTLINE SPI Theory SPI Implementation STM32F0 SPI Resources System
More informationof the numerical value of 54Hex ASCII is that 54 consists of 5 (35Hex) and 4(34 Hex).
of the numerical value of 54Hex ASCII is that 54 consists of 5 (35Hex) and 4(34 Hex). 1. Definition of coding Communication agreement belongs to hexadecimal system, of which each character represents the
More informationRS-422 Code-Operated Switches
JUNE 2000 SW421A-R2 SW422A-R2 RS-422 Code-Operated Switches COS/4 TEXT TRANSPARENT GRAPHICS MODE RESET ST LO CUSTOMER SUPPORT INFORMATION Order toll-free in the U.S. 24 hours, 7 A.M. Monday to midnight
More information3. Controtlto specify the mode of transfer such as read or write 4. A control to start the DMA transfer
DMA Controller The DMA controller needs the usual circuits of an interface to communicate the CPU and 10 device. In addition, it needs an address register, a word count register, and a set of address lines.
More informationplc numbers Encoded values; BCD and ASCII Error detection; parity, gray code and checksums
plc numbers - 3. 3. NUMBERS AND DATA Topics: Number bases; binary, octal,, hexa Binary calculations; s compliments, addition, subtraction and Boolean operations Encoded values; BCD and ASCII Error detection;
More informationToday: I/O Systems. Architecture of I/O Systems
Today: I/O Systems How does I/O hardware influence the OS? What I/O services does the OS provide? How does the OS implement those services? How can the OS improve the performance of I/O? Lecture 20, page
More informationESM-5907 MOTORIZED INSERTION STANDARD TYPE MAGNETIC CARD READER & IC CARD READER/WRITER WITH RS-232C INTERFACE
DOC. NO. ESM-5907 REV. PAGE DATE SPECIFICATION A 1 OF 19 2002.09.18 ESM-5907 MOTORIZED INSERTION STANDARD TYPE MAGNETIC CARD READER & IC CARD READER/WRITER WITH RS-232C INTERFACE KyungDuck Bldg, 518-5,
More informationModule 2: Computer-System Structures. Computer-System Architecture
Module 2: Computer-System Structures Computer-System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection General System Architecture Operating System Concepts 2.1 Silberschatz
More informationChapter Six. Errors, Error Detection, and Error Control. Data Communications and Computer Networks: A Business User s Approach Seventh Edition
Chapter Six Errors, Error Detection, and Error Control Data Communications and Computer Networks: A Business User s Approach Seventh Edition After reading this chapter, you should be able to: Identify
More information1. Draw general diagram of computer showing different logical components (3)
Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the
More informationor between microcontrollers)
: Communication Interfaces in Embedded Systems (e.g., to interface with sensors and actuators or between microcontrollers) Spring 2016 : Communication Interfaces in Embedded Systems Spring (e.g., 2016
More informationDirect Link Networks: Building Blocks (2.1), Encoding (2.2), Framing (2.3)
Direct Link Networks: Building Blocks (2.1), Encoding (2.2), Framing (2.3) ECPE/CS 5516: Computer Networks Originally by Scott F. Midkiff (ECpE) Modified by Marc Abrams (CS) Virginia Tech courses.cs.vt.edu/~cs5516
More informationELEG3923 Microprocessor Ch.10 Serial Port Programming
Department of Electrical Engineering University of Arkansas ELEG3923 Microprocessor Ch.10 Serial Port Programming Dr. Jingxian Wu wuj@uark.edu OUTLINE 2 Basics of Serial Communication Serial port programming
More information11 ASYNCHRONOUS SERIAL PORTS
11 ASYNCHRONOUS SERIAL PORTS 11.1 General The ETRAX 100LX contains four complete asynchronous serial receivers/ transmitters with full buffering and parity control. Each asynchronous serial port has one
More informationIntroduction to I2C & SPI. Chapter 22
Introduction to I2C & SPI Chapter 22 Issues with Asynch. Communication Protocols Asynchronous Communications Devices must agree ahead of time on a data rate The two devices must also have clocks that are
More informationChapter 13: I/O Systems. Operating System Concepts 9 th Edition
Chapter 13: I/O Systems Silberschatz, Galvin and Gagne 2013 Chapter 13: I/O Systems Overview I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations
More informationSerial Communication. Simplex Half-Duplex Duplex
1.5. I/O 135 Serial Communication Simplex Half-Duplex Duplex 136 Serial Communication Master-Slave Master Master-Multi-Slave Master Slave Slave Slave (Multi-)Master Multi-Slave Master Slave Slave Slave
More informationLecture / The Data Link Layer: Framing and Error Detection
Lecture 2 6.263/16.37 The Data Link Layer: Framing and Error Detection MIT, LIDS Slide 1 Data Link Layer (DLC) Responsible for reliable transmission of packets over a link Framing: Determine the start
More informationRS485 INSTRUCTION MANUAL. DM4500 Series. Page 1 of 6
RS485 INSTRUCTION MANUAL DM4500 Series Page 1 of 6 INDEX 1.1. RS485 OUTPUT...3 1.1.1. Introduction... 1.1.2. RS output menu diagram... Page 2 of 6 1.1 RS4 OUTPUT 1.1.1 Introduction The RS485 output option
More informationEmbedded Systems Ch 5A. Parallel Interface (I)
Embedded Systems Ch 5A. Parallel Interface (I) Byung Kook Kim Dept of EECS Korea Advanced Institute of Science and Technology Overview 1. Introduction to Parallel Ports 2. Input/Output Mechanisms 3. IEEE
More informationWelcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to
Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to handle the STM32 peripheral data transfers. 1 The Direct
More informationData Communications & Computer Networks. Digital Data Communications Techniques
Data Communications & Computer Networks Chapter 6 Digital Data Communications Techniques Fall 2008 Agenda Preface Asynchronous & Synchronous transmission Error Detection & Correction Line configurations
More informationHP 48 I/O Technical Interfacing Guide
HP 48 I/O Technical Interfacing Guide HP 48 I/0 Technical Interfacing Guide CONTENTS INTRODUCTION... 3 WIRED SERIAL I/O HARDWARE... 3 CABLE WIRING... 3 SERIAL FORMAT... 5 Example: an 'H' (48 hex)... 5
More informationOperating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester
Operating System: Chap13 I/O Systems National Tsing-Hua University 2016, Fall Semester Outline Overview I/O Hardware I/O Methods Kernel I/O Subsystem Performance Application Interface Operating System
More informationSummer 2003 Lecture 21 07/15/03
Summer 2003 Lecture 21 07/15/03 Simple I/O Devices Simple i/o hardware generally refers to simple input or output ports. These devices generally accept external logic signals as input and allow the CPU
More informationINPUT/OUTPUT DEVICES Dr. Bill Yi Santa Clara University
INPUT/OUTPUT DEVICES Dr. Bill Yi Santa Clara University (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
More informationSerial Communications
1 Serial Interfaces 2 Embedded systems often use a serial interface to communicate with other devices. Serial Communications Serial implies that it sends or receives one bit at a time. Serial Interfaces
More informationChapter 6. I/O issues
Computer Architectures Chapter 6 I/O issues Tien-Fu Chen National Chung Cheng Univ Chap6 - Input / Output Issues I/O organization issue- CPU-memory bus, I/O bus width A/D multiplex Split transaction Synchronous
More informationCOMMUNICATION INSTRUCTION MANUAL Temperature Controller KT4R
COMMUNICATION INSTRUCTION MANUAL Temperature Controller KT4R No. KT4RCE1 2015.06 This manual contains instructions for communication functions of the KT4R. To prevent accidents arising from the misuse
More information