Methodology for Efficient Design of Continuous/Discrete Co-Simulation Tool
|
|
- Willis Randall
- 5 years ago
- Views:
Transcription
1 Methodology for Efficient Design of Continuous/Discrete Co-Simulation Tool, H. Boucheneb, L. Gheorghe, F. Bouchimma Ecole Polytechnique de Montréal Tel : (514) ext 5434 Fax: (514) gabriela.nicolescu@polymtl.ca
2 Continuous/Discrete Systems Two types of components integration Continuous timed Discrete event Illustrative systems Electro-mechanical Mixed-signal Radio Hybrid 2
3 Continuous/Discrete Systems Design Collaboration between different teams Incremental refinements through different abstraction levels with specific execution models Validation requires joint execution of heterogeneous execution models Discrete Continuous Co-Simulation Technique 3
4 Challenges for Continuous/Discrete Co-Simulation Continu Discret Continu Discret Interface de cosim. ad-hoc Interface de cosim. ad-hoc Co-Simulation Bus Defining new tools facilitating cooperation between different teams Exploiting powerful existing tools (Simulink, SystemC, ) Taking into account implementation choices Enabling easy specification, automatic generation for cosimulation interfaces 4
5 Outline Introduction Methodology for co-simulation tool Application for CODIS design tool design Conclusions 5
6 Continuous/Discrete Systems - Heterogeneous Execution Models Concept Model Discrete Processes activation rules It advances Processes are discretely sensitive to events Continuous It advances by PiecewiseProcesses are integration steps (IS) Continuous signals executed at each IS Time Communication means Set of events Events exchanged between the two models the discrete models Sampling events D is c r e te Continuous Update signal events State events 6
7 Continuous/Discrete Systems - Heterogeneous Execution Models D is c r e te Continuous t Simulation Step State Event t Discrete Model Continuous Model Synchronization Signal Update/Sampling Event 7
8 Methodology for Co-Simulation Tool Design Generic Stage Definition of the synchronization operational semantic Discrete Continuous Distribution of the synchronization functionality to co-sim. interfaces Interfaces behavior formalization and verification Definition of the internal architecture and co-simulation library Implementation stage Sim. tools analysis Library elements implementation Implementation validation 8
9 Méthodologie de conception des outils de co-simulation Generic Stage Definition of the synchronization operational semantic Continu Discrete Distribution of the synchronization functionality to co-sim. interfaces Interfaces behavior formalization and verification Co-Simulation Interface Co-Simulation Interface Co-Simulation Bus Definition of the internal architecture and co-simulation library Implementation stage Sim. tools analysis Library elements implementation Implementation validation 9
10 Méthodologie de conception des outils de co-simulation Generic Stage Continu Discrete Definition of the synchronization operational semantic Distribution of the synchronization functionality to co-sim. interfaces Interfaces behavior formalization and verification Definition of the internal architecture and co-simulation library Couche 1 Couche 2 Couche 1 Couche 2 Couche 3 Couche 3 Couche N Couche N Co-Simulation Bus Implementation stage Sim. tools analysis Library elements implementation Implementation validation 10
11 Méthodologie de conception des outils de co-simulation Generic Stage Continu Discrete Definition of the synchronization operational semantic Distribution of the synchronization functionality to co-sim. interfaces Biblio. Co-Sim. Interfaces behavior formalization and verification Definition of the internal architecture and co-simulation library Continu Discrete Implementation stage Sim. tools analysis Library elements implementation Co-Simulation Interface Implementation validation Co-Simulation Interface Co-Simulation Bus 11
12 Méthodologie de conception des outils de co-simulation Generic Stage Definition of the synchronization operational semantic Continu Discrete Distribution of the synchronization functionality to co-sim. interfaces Biblio. Co-Sim. Interfaces behavior formalization and verification Definition of the internal architecture and co-simulation library Continu Discrete Implementation stage Sim. tools analysis Library elements implementation Co-Simulation Interface Implementation validation Co-Simulation Interface Co-Simulation Bus 12
13 Outline Introduction Methodology for co-simulation tool Application for CODIS design tool design Conclusions 13
14 Synchronization Operational Semantic Based on DEVS DEV = X, S, Y, δint, δext, λ, ta X = { (pd, vd) pd InPorts, vd Xpd } - set of input ports and their values in the discrete domain Y = {( pd, vd) pd OutPorts, vd Ypd } - set of output ports and their values in the discrete domain S = is the set of sequential state (locations) e = the elapsed time from the last transition Q = {(s,e) s S, 0 e ta(s)} is the total state set δint : S S - internal transition function δext : Q x X S - external transition function where: λ : S Y - output function ta : time advance function real and positive, can be 0 and. 14
15 Synchronization Operational Semantic DESS = X, Y, Q, f, λ X = {(pc, vc) pc InPorts, vc ℜ } set of input ports and their values in the continuous domain Y = {( pc, vc) pc OutPorts, vc ℜ} set of output ports and their values in the continuous domain Q = set of states f: Q x X Q is the rate of change function λ: Q(+X) Y output function 15
16 Hétérogénéité continu/discret D is c r e te Continuous t t Modèle Discret Modèle Continu q = δ ext (q ) synch = 1 flag = 1 ( λ ( s d ),t a ( s d )); flag := 0 s d ),t a ( s d ));synch:= 0 ( sd, ed )! ( sd, ed ); q?( λ ( q 16
17 Hétérogénéité continu/discret D is c r e te Continuous t t Modèle Discret Modèle Continu 17
18 Distribution de la fonctionnalité de synchro aux interfaces de co-sim. Continuous Discrete Co-Simulation Interface Co-Simulation Interface Co-Simulation Bus Start () from discrete event -detection of the end of discrete simulator simulation cycle - get data from the discrete event simulator - send data to co -simulation bus to discrete event simulator - send time of next event to co simulation bus statevent wait event from the continuous sim. to co -simulation bus to co -simulation bus statevent - get data from the co -simulation bus - send data to the discrete event simulator - get time of state event from the co-simulation bus - activate state event detection module - get data from the co -simulation bus - send data to the discrete event simulator wait data from the continuous simulator - wait data from the continuous simulator Stop Stop 18
19 Distribution de la fonctionnalité de synchro aux interfaces de co-sim. Continuous Discrete Start () Co-Simulation Interface Co-Simulation Interface Co-Simulation Bus - get data from the co -simulation bus - send data to the continuous simulator - send time of next event to the continuous simulator to continuous simulator - get data from the continuous simulator from continuous simulator - was a state event detected yes no - activate state event detection module -send time of state event to the co-simulation bus - send data from the continuous simulator to the co -simulation bus to co-simulation bus to co-simulation bus - send data from the continuous simulator to the co -simulation bus - wait data from the discrete simulator - wait data from the discrete simulator Stop Stop 19
20 Verification of Co-Simulation interfaces using UPAAL Continuous Domain Interface 20
21 Verification of Co-Simulation interfaces using UPAAL Discrete Domain Interface 21
22 Verification of Co-Simulation interfaces using UPAAL 22
23 Verification of Co-Simulation interfaces using UPAAL Properties verification No deadlock Timing synchronization All state events are detected No false state events 23
24 Generic Architecture for Continuous/Discrete Co-Simulation Discrete execution model Continuous execution model Détection d'événements Synchronization Détection fin du cycle et envoilayer du temps Communication layer Synchronization Détection d'événements layer Changement de contexte Co-Simulation interface Communication layer Cosimulation bus 24
25 Generic Architecture for Continuous/Discrete Simulation Discrete execution model State events consideration End of discrete sim. cycle detection, event sending Context switch Communication layer Continuous execution model Indication of state events and time sending Events detection Co-Simulation interface Context switch Communication layer Cosimulation bus 25
26 Définition architecture interne des intf. et éléments de la bibliothèque Data from/to the continuous model Data from/to the discrete model Continuous Domain Interface DEE DD CS Discrete Domain Interface CC CC CS DE DED N=(X,Y,D, {Md d D}, EIC, EOC, IC) EIC (External Coupling) X={(p, v) p Input InPorts, v Xp} set of input ports and values EIC={((N,ipN),(d,ipd)) ipn IPortsN, d D, ipd IPortsd} Y={(p, v) p OutPorts, v Yp} set of output ports and values EOC (External Output Coupling) D - set of components names EOC={((d,opd),(N,opN)) d D,opd OPortsd, opn OPortsN,} M =( Xd, S, Yd, δint, δext, λ, ta ) is a DEVS with IC d(internal Coupling) X={((a,op input ports and d - set of),( IC b,ipb)) a,b D, opvalues a a OPortsda, ipb IPortsb} Yd - set of output ports and values 26
27 CODIS Framework Simulation Flow Input Flow Continuous D is c r e te Co-Simulation Interfaces Generation Co-Sim. Library Discrete execution model Output Flow Continuous execution model Détection d'événements Synchronization Détection d'événements Synchronization Détection fin du cycle et envoilayer du temps layer Changement de contexte Communication layer Cosimulation interface Communication layer 27
28 Generation of Continuous Model Interfaces Simulink input specification Co-Simulation Library Simulink Co-Simulation Library Blocks Simulink Specification with co-simulation interfaces State-Event detection and signalling Integration Step Adjustment Synchronization with sampling and update events Communication 28
29 Generation of Discrete Model Interfaces Based on a SystemC Co-Simulation Library State events management blocks Communication blocks Automatic generation of co-simulation interfaces by a code generator that has as input userdefined parameters Data types No. and type of ports Synchronization model 29
30 CODIS - Continuous/Discrete simulation SystemC/Simulink accurate simulation Easy integration, generic library elements Systemc Simulink 30
31 CODIS - Applications Control applications - Robot arm manipulator, Bottle filling system Mixed signal application: Σ/Δ Converter Wireless application: Radar system 31
32 Conclusions Continuous/discrete systems designs requires global validation Co-simulation Technique Challenges for continuous/discrete co-simulation Definition of global execution models Automatic generation of co-simulation interfaces Methodology for co-simulation tools design Application for SystemC/Simulink 32
33 Performances analysis Inter-Simulators Communication overhead Overhead caused by the Simulink integration step adjustment 20% of the total simulation time max. 5% of total simulation time SystemC Synchronization overhead max. 0.2% of the total simulation time 33
34 Continuous/Discrete Systems - Synchronization Models Synchronization model Synchronization Step Advantages Inconvenient Full synchronisation mode Each discrete step and/or state event occurrence General Synchronization overhead Improve performances The prediction of update/sample events is required Rollback may be required Predictible events mode Each update/sampling events and/or state event occurrence Unpredictable events Each mode update/sampling events and/or state event occurrence Non-periodic update/sample events 34
Specification and Validation for Heterogeneous MP-SoCs
Specification and Validation for Heterogeneous MP-SoCs Gabriela Nicolescu Ecole Polytechnique de Montréal Tel : (514) 340 4711 ext 5434 Fax: (514) 340 3240 Email : gabriela.nicolescu@polymtl.ca Heterogeneous
More informationA Formalization of Global Simulation Models for Continuous/Discrete Systems
A Formalization of Global Simulation Models for Continuous/Discrete Systems L. Gheorghe, F. Bouchhima, G. Nicolescu, H. Boucheneb Ecole Polytechnique Montréal luiza.gheorghe@polymtl.ca Keywords: Co-Simulation,
More informationHeterogeneous systems co-simulation: a model-driven approach based on SysML State Machines and Simulink
Heterogeneous systems co-simulation: a model-driven approach based on SysML State Machines and Simulink Massimo Bombino 1 Matthew Hause 2 Patrizia Scandurra 3 1 Atego, Peschiera Borromeo (MI), Italy -
More informationFrom Analysis to Code Generation of Distributed Systems with a UML-Based Formal Environment Named TURTLE 2005
From Analysis to Code Generation of Distributed Systems with a UML-Based Formal Environment Named TURTLE 2005 Ludovic Apvrille ludovic.apvrille@enst.fr Eurecom, Office 223 Ludovic Apvrille - October 12,
More informationMethodology for Automatic Synthesis of Wargame Simulator using DEVS
Methodology for Automatic Synthesis of Wargame Simulator using DEVS Kim Ju Young, Shim Kwang Hyun ETRI kimjy1113@etri.re.kr, shimkh@etri.re.kr Abstract In specific domain such as wargame, simulator developers
More informationParametric Behavior Modeling Framework for War Game Models Development Using OO Co-Modeling Methodology
Parametric Behavior Modeling Framework for War Game Models Development Using OO Co-Modeling Methodology Jae-Hyun Kim* and Tag Gon Kim** Department of EECS KAIST 373-1 Kusong-dong, Yusong-gu Daejeon, Korea
More informationPARALLEL SIMULATION TECHNIQUES FOR LARGE-SCALE DISCRETE-EVENT MODELS
PARALLEL SIMULATION TECHNIQUES FOR LARGE-SCALE DISCRETE-EVENT MODELS By Shafagh, Jafer, B. Eng., M.A.Sc. A thesis submitted to the Faculty of Graduate and Postdoctoral Affairs in partial fulfillment of
More informationUML-BASED MODELING AND SIMULATION METHOD FOR MISSION-CRITICAL REAL-TIME EMBEDDED SYSTEM DEVELOPMENT
UML-BASED MODELING AND SIMULATION METHOD FOR MISSION-CRITICAL REAL-TIME EMBEDDED SYSTEM DEVELOPMENT KeungSik Choi, SungChul Jung, HyunJung Kim, Doo-Hwan Bae Department of EECS Korea Advanced Institute
More informationCurriculum 2013 Knowledge Units Pertaining to PDC
Curriculum 2013 Knowledge Units Pertaining to C KA KU Tier Level NumC Learning Outcome Assembly level machine Describe how an instruction is executed in a classical von Neumann machine, with organization
More informationConcurrent Design of Embedded Control Software
Concurrent Design of Embedded Software Third International Workshop on Multi-Paradigm Modeling MPM`09, 06-10-2009 Marcel Groothuis, Jan Broenink University of Twente, The Netherlands Raymond Frijns, Jeroen
More informationApplication of Multi-domain and Multi-language Cosimulation to an Optical MEM Switch Design
Application of Multi-domain and Multi-language Cosimulation to an Optical MEM Switch Design Abstract This paper presents the applicability of a cosimulation methodology based on an object-oriented simulation
More informationThis project has received funding from the European Union s Horizon 2020 research and innovation programme under grant agreement No
This project has received funding from the European Union s Horizon 2020 research and innovation programme under grant agreement No 643921. TOOLS INTEGRATION UnCoVerCPS toolchain Goran Frehse, UGA Xavier
More informationHardware-Software Codesign. 6. System Simulation
Hardware-Software Codesign 6. System Simulation Lothar Thiele 6-1 System Design specification system simulation (this lecture) (worst-case) perf. analysis (lectures 10-11) system synthesis estimation SW-compilation
More informationDEVS Framework for Component-based Modeling/Simulation of Discrete Event Systems
DEVS Framework for Component-based Modeling/Simulation of Discrete Event Systems Young Ik Cho and Tag Gon Kim Systems Modeling Simulation Lab Department of Electrical Engineering and Computer Science Korea
More informationHardware Design and Simulation for Verification
Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture
More informationThe Montana Toolset: OSATE Plugins for Analysis and Code Generation
Fremont Associates Process Project QA The Montana Toolset: OSATE Plugins for Analysis and Code Generation Oleg Sokolsky University of Pennsylvania AADL Workshop 005 Paris, France October 17-18, 18, 005
More informationCyber Physical System Verification with SAL
Cyber Physical System Verification with July 22, 2013 Cyber Physical System Verification with Outline 1 2 3 4 5 Cyber Physical System Verification with Table of Contents 1 2 3 4 5 Cyber Physical System
More informationeudevs: Executable UML with DEVS Theory of Modeling and Simulation
eudevs: Executable UML with DEVS Theory of Modeling and Simulation José L. Risco-Martín Departamento de Arquitectura de Computadores y Automática Facultad de Informática, Universidad Complutense de Madrid
More informationAn XML Based System of Systems Agent-in-the-Loop Simulation Framework using Discrete Event Simulation
Proceedings of the 2009 IEEE International Conference on Systems, Man, and Cybernetics San Antonio, TX, USA - October 2009 An XML Based System of Systems Agent-in-the-Loop Simulation Framework using Discrete
More informationDEVS and DEVS Model. Dr. Xiaolin Hu. Dr. Xiaolin Hu
DEVS and DEVS Model Outline Review of last class DEVS introduction How DEVS model works Simple atomic models (SISO) Simple atomic models (with multiple ports) Simple coupled models Event list Scheduling
More informationTiming Analysis of Parallel Software Using Abstract Execution
Timing Analysis of Parallel Software Using Abstract Execution Björn Lisper School of Innovation, Design, and Engineering Mälardalen University bjorn.lisper@mdh.se 2014-09-10 EACO Workshop 2014 Motivation
More informationMODELING AND SIMULATION OF THRESHOLD ANALYSIS FOR PVFS IN WIRELESS SENSOR NETWORKS
Science MODELING AND SIMULATION OF THRESHOLD ANALYSIS FOR PVFS IN WIRELESS SENSOR NETWORKS Tae Ho Cho *1, Su Man Nam 2 *1 College of Software, Sungkyunkwan University, KOREA 2 College of Information and
More informationCo-Simulation of Hybrid SDL and VHDL Specifications
Co-Simulation of Hybrid SDL and VHDL Specifications Maciej Wasowski, Dorota Witaszek, Joachim Fischer, Eckhardt Holz, Stefanie Lau, Olaf Kath Humboldt-University of Berlin - Department of Computer Science
More informationBFS-DEVS: A General DEVS-Based Formalism For Behavioral Fault Simulation
BFS-DEVS: A General DEVS-Based Formalism For Behavioral Fault Simulation Laurent Capocchi, Fabrice Bernardi, Dominique Federici, Paul-Antoine Bisgambiglia To cite this version: Laurent Capocchi, Fabrice
More informationCS4514 Real-Time Systems and Modeling
CS4514 Real-Time Systems and Modeling Fall 2015 José M. Garrido Department of Computer Science College of Computing and Software Engineering Kennesaw State University Real-Time Systems RTS are computer
More informationIntroduction to MLM. SoC FPGA. Embedded HW/SW Systems
Introduction to MLM Embedded HW/SW Systems SoC FPGA European SystemC User s Group Meeting Barcelona September 18, 2007 rocco.le_moigne@cofluentdesign.com Agenda Methodology overview Modeling & simulation
More informationTranslating AADL into BIP Application to the Verification of Real time Systems
Toulouse, France (in conjunction with MODELS 2008) 1st International Workshop on Model Based Architecting and Construction of Embedded Systems (ACESMB 2008) Translating AADL into BIP Application to the
More informationHW/SW Design Space Exploration on the Production Cell Setup
HW/SW Design Space Exploration on the Production Cell Setup Communicating Process Architectures 2009, Formal Methods Week Eindhoven University of Technology, The Netherlands, 04-11-2009 Marcel A. Groothuis,
More informationA Model-Driven Approach to Embedded Control System Implementation
A Model-Driven Approach to Embedded Control System Implementation Jan F. Broenink, Marcel A. Groothuis, Peter M. Visser, Bojan Orlic Control Engineering, CTIT, Faculty EE-M-CS,, Enschede, Netherlands e-mail:
More informationFrom Analysis to Code Generation of Protocols and Embedded Software with a UML-Based Formal Environment Named TURTLE 2005
From Analysis to Code Generation of Protocols and Embedded Software with a UML-Based Formal Environment Named TURTLE 2005 Ludovic Apvrille ludovic.apvrille@enst.fr Ludovic Apvrille - UML - 2005. Slide
More informationImplementation of the DEVS Formalism over the HLA/RTI: Problems and Solutions 1
Implementation of the DEVS Formalism over the HLA/RTI: Problems and Solutions 1 Bernard P. Zeigler George Ball Hyup Cho J.S. Lee Hessam Sarjoughian AI and Simulation Group Department of Electrical and
More informationSysteMoC. Verification and Refinement of Actor-Based Models of Computation
SysteMoC Verification and Refinement of Actor-Based Models of Computation Joachim Falk, Jens Gladigau, Christian Haubelt, Joachim Keinert, Martin Streubühr, and Jürgen Teich {falk, haubelt}@cs.fau.de Hardware-Software-Co-Design
More informationHardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
More informationOutline. SLD challenges Platform Based Design (PBD) Leveraging state of the art CAD Metropolis. Case study: Wireless Sensor Network
By Alberto Puggelli Outline SLD challenges Platform Based Design (PBD) Case study: Wireless Sensor Network Leveraging state of the art CAD Metropolis Case study: JPEG Encoder SLD Challenge Establish a
More informationA Tuneable Software Cache Coherence Protocol for Heterogeneous MPSoCs. Marco Bekooij & Frank Ophelders
A Tuneable Software Cache Coherence Protocol for Heterogeneous MPSoCs Marco Bekooij & Frank Ophelders Outline Context What is cache coherence Addressed challenge Short overview of related work Related
More informationEmbedded Systems Requirements Verification Using HiLeS Designer
Embedded Systems Requirements Verification Using HiLeS Designer C-E. Gómez 1,3, J-C. Pascal 1,2, P. Esteban 1,2, Y. Déléris 4, J-R. Devatine 5 1: CNRS; LAAS; 7 avenue du colonel Roche, F-31077 Toulouse,
More informationM. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification
Systematic Implementation of Real-Time Models M. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification Model-based Development for Controllers Make a model of the environment
More informationSpecification and Testing of Banknote Processing Systems with Coloured Petri Nets
Specification and Testing of Banknote Processing Systems with Coloured Petri Nets Munich, 06/17/2010 30th TAV Agenda Automated testing in the software development process Motivation for system specifications
More informationEvent-based scenario manager for multibody dynamics simulation of heavy load lifting operations in shipyards
Available online at www.sciencedirect.com ScienceDirect International Journal of Naval Architecture and Ocean Engineering 8 (2016) 83e101 http://www.journals.elsevier.com/international-journal-of-naval-architecture-and-ocean-engineering/
More informationAn XML-based DEVS Modeling Tool to Enhance Simulation Interoperability
An XML-based DEVS Modeling Tool to Enhance Simulation Interoperability Yung-Hsin Wang Yao-Chung Lu Department of Information Management Department of Computer Science and Engineering Tatung University
More informationApplication of SDTM Trial Design at GSK. 9 th of December 2010
Application of SDTM Trial Design at GSK Veronica Martin Veronica Martin 9 th of December 2010 Contents SDTM Trial Design Model Ti Trial ldesign datasets t Excel Template for Trial Design 2 SDTM Trial Design
More informationHardware Software Codesign of Embedded System
Hardware Software Codesign of Embedded System CPSC489-501 Rabi Mahapatra Mahapatra - Texas A&M - Fall 00 1 Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on
More informationDEGOMS, A SYSTEMATIC WAY FOR TASK MODELLING AND SIMULATION
DEGOMS, A SYSTEMATIC WAY FOR TASK MODELLING AND SIMULATION Ali Mroue (a), Jean Caussanel (b) (a)(b)laboratory of sciences of informations and of systems LSIS UMR 6168 University of Paul Cezanne, Aix-Marseille
More informationChapter 8: Energy Conservation. MANETs. Prof. Yuh-Shyan Chen Department t of Computer Science and Information Engineering
Chapter 8: Energy Conservation for Broadcast Routing in MANETs Prof. Yuh-Shyan Chen Department t of Computer Science and Information Engineering National Taipei University 1 Outline Introduction Energy-Efficient
More informationMULTI-LAYER CELLULAR DEVS FORMALISM FOR FASTER MODEL DEVELOPMENT AND SIMULATION EFFICIENCY
MULTI-LAYER CELLULAR DEVS FORMALISM FOR FASTER MODEL DEVELOPMENT AND SIMULATION EFFICIENCY by Fahad Awadh Saleem Bait Shiginah A Dissertation Submitted to the Faculty of the DEPARTMENT OF ELECTRICAL AND
More informationFramework for Component-based Modeling/Simulation of Discrete Event Systems
Framework for Component-based ing/simulation of Discrete Event Systems Young-Ik Cho, Jae-Hyun Kim and Tag Gon Kim Systems ing Simulation Lab Department of Electrical Engineering & Computer Science KAIST
More informationHardware in the Loop Functional Verification Methodology
OMG's Third Software-Based Communications Workshop: Realizing the Vision Hardware in the Loop Functional Verification Methodology by Pascal Giard Jean-François Boland, Jean Belzile M.Ing. Student École
More informationDistributed Systems Programming (F21DS1) Formal Verification
Distributed Systems Programming (F21DS1) Formal Verification Andrew Ireland Department of Computer Science School of Mathematical and Computer Sciences Heriot-Watt University Edinburgh Overview Focus on
More informationModeling State-Based DEVS Models in CD++
Modeling State-Based DEVS Models in CD++ Gastón Christen Alejandro Dobniewski Gabriel Wainer Computer Science Department Universidad de Buenos Aires Planta Baja. Pabellón I. Ciudad Universitaria (1428)
More informationSimulink -based Programming Environment for Heterogeneous MPSoC
Simulink -based Programming Environment for Heterogeneous MPSoC Katalin Popovici katalin.popovici@mathworks.com Software Engineer, The MathWorks DATE 2009, Nice, France 2009 The MathWorks, Inc. Summary
More informationCycle accurate transaction-driven simulation with multiple processor simulators
Cycle accurate transaction-driven simulation with multiple processor simulators Dohyung Kim 1a) and Rajesh Gupta 2 1 Engineering Center, Google Korea Ltd. 737 Yeoksam-dong, Gangnam-gu, Seoul 135 984, Korea
More informationConnecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification
Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification Corey Mathis Industry Marketing Manager Communications, Electronics, and Semiconductors MathWorks 2014 MathWorks,
More informationSungkyunkwan University, Suwon 16419, Republic of Korea 2 College of Software Sungkyunkwan University Suwon 16419, Republic of Korea
Kalpa Publications in Computing Volume 2, 2017, Pages 196 204 ICRISET2017. International Conference on Research and Innovations in Science, Engineering &Technology. Selected Papers in Computing Modeling
More informationHardware Description Languages & System Description Languages Properties
Hardware Description Languages & System Description Languages Properties There is a need for executable specification language that is capable of capturing the functionality of the system in a machine-readable
More informationPractical Database Design Methodology and Use of UML Diagrams Design & Analysis of Database Systems
Practical Database Design Methodology and Use of UML Diagrams 406.426 Design & Analysis of Database Systems Jonghun Park jonghun@snu.ac.kr Dept. of Industrial Engineering Seoul National University chapter
More information2 SIMULATING A MODEL Simulink Tutorial
2 SIMULATING A MODEL Simulink Tutorial 1 Introduction Simulation of dynamic systems has been proven to be immensely useful in system modeling and controller design. Simulink R is a add-on to MATLAB which
More informationResource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems
Resource-bound process algebras for Schedulability and Performance Analysis of Real-Time and Embedded Systems Insup Lee 1, Oleg Sokolsky 1, Anna Philippou 2 1 RTG (Real-Time Systems Group) Department of
More informationA PROPOSAL OF USING DEVS MODEL FOR PROCESS MINING
A PROPOSAL OF USING DEVS MODEL FOR PROCESS MINING Yan Wang (a), Grégory Zacharewicz (b), David Chen (c), Mamadou Kaba Traoré (d) (a),(b),(c) IMS, University of Bordeaux, 33405 Talence Cedex, France (d)
More informationA HYDRAULIC ROBOT APPLIED TO POWER LINE INSULATOR MAINTENANCE. Prof Daniel Martins, UFSC
A HYDRAULIC ROBOT APPLIED TO POWER LINE INSULATOR MAINTENANCE Prof Daniel Martins, UFSC daniel.martins@ufsc.br Authors Martins, Daniel, daniel.martins@ufsc.br De Negri, Victor Juliano, victor@emc.ufsc.br
More informationKruiser: Semi-synchronized Nonblocking Concurrent Kernel Heap Buffer Overflow Monitoring
NDSS 2012 Kruiser: Semi-synchronized Nonblocking Concurrent Kernel Heap Buffer Overflow Monitoring Donghai Tian 1,2, Qiang Zeng 2, Dinghao Wu 2, Peng Liu 2 and Changzhen Hu 1 1 Beijing Institute of Technology
More informationFormal Verification in Aeronautics: Current Practice and Upcoming Standard. Yannick Moy, AdaCore ACSL Workshop, Fraunhofer FIRST
Formal Verification in Aeronautics: Current Practice and Upcoming Standard Yannick Moy, AdaCore ACSL Workshop, Fraunhofer FIRST Outline Project Hi-Lite Industrial Applications DO-178C DO-178B 1992 2012
More informationSystem level modelling with open source tools
System level modelling with open source tools Mikkel Koefoed Jakobsen (mkoe@imm.dtu.dk) Jan Madsen (jan@imm.dtu.dk) Seyed Hosein Attarzadeh Niaki (shan2@kth.se) Ingo Sander (ingo@kth.se) Jan Hansen (jan@real-ear.com)
More informationEMBEDDED OPERATING SYSTEMS
EMBEDDED OPERATING SYSTEMS Embedded Operating Systems Requirements Real-time OSes General requirements Scheduling, task switching, and I/O Require the support of an OS for embedded applications Some very
More informationFSMs & message passing: SDL
12 FSMs & message passing: SDL Peter Marwedel TU Dortmund, Informatik 12 Springer, 2010 2012 年 10 月 30 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Models of computation
More informationA Design Methodology for the Exploitation of High Level Communication Synthesis
A Design Methodology for the Exploitation of High Level Communication Synthesis Francesco Bruschi, Politecnico di Milano, Italy Massimo Bombana, CEFRIEL, Italy Abstract In this paper we analyse some methodological
More informationChasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems
Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems Matthew D. Sinclair, Johnathan Alsop, Sarita V. Adve University of Illinois @ Urbana-Champaign hetero@cs.illinois.edu
More informationConcurrent Engineering and Robot Prototyping. Mohamed Dekhil, Tarek M. Sobh, Thomas C. Henderson, and Robert Mecklenburg 1 UUSC
Concurrent Engineering and Robot Prototyping Mohamed Dekhil, Tarek M. Sobh, Thomas C. Henderson, and Robert Mecklenburg 1 UUSC-93-023 Department of Computer Science University of Utah Salt Lake City, UT
More informationNavigating the RTL to System Continuum
Navigating the RTL to System Continuum Calypto Design Systems, Inc. www.calypto.com Copyright 2005 Calypto Design Systems, Inc. - 1 - The rapidly evolving semiconductor industry has always relied on innovation
More informationESE532: System-on-a-Chip Architecture. Today. Process. Message FIFO. Thread. Dataflow Process Model Motivation Issues Abstraction Recommended Approach
ESE53: System-on-a-Chip Architecture Day 5: January 30, 07 Dataflow Process Model Today Dataflow Process Model Motivation Issues Abstraction Recommended Approach Message Parallelism can be natural Discipline
More information9LV Mk4. Use of DDS for system integration. June, 2007 Thomas Jungefeldt. Saab Systems
9LV Mk4 Use of DDS for system integration June, 2007 Thomas Jungefeldt Saab Systems Saab s capabilities Aviation Sensor Systems Electronic Warfare Simulation and Training Support Solutions Weapon Systems
More informationChoosing IP-XACT IEEE 1685 standard as a unified description for timing and power performance estimations in virtual platforms platforms
hoosing IP-XAT IEEE 1685 standard as a unified description for timing and power performance estimations in virtual platforms platforms Emmanuel Vaumorin (Magillem Design Services) Motivation New needs
More informationDEVSim++ Environment
Reusability Measure of DEVS Simulation Models in DEVSim++ Environment Yoonil Choi and Tag Gon Kim Department of Electrical Engineering Korea Advanced Institute of Science and Technology 373-1 Kusong-dong
More informationBinary Decision Diagrams and Symbolic Model Checking
Binary Decision Diagrams and Symbolic Model Checking Randy Bryant Ed Clarke Ken McMillan Allen Emerson CMU CMU Cadence U Texas http://www.cs.cmu.edu/~bryant Binary Decision Diagrams Restricted Form of
More informationVirtual Validation of Cyber Physical Systems
Virtual Validation of Cyber Physical Systems Patrik Feth, Thomas Bauer, Thomas Kuhn Fraunhofer IESE Fraunhofer-Platz 1 67663 Kaiserslautern {patrik.feth, thomas.bauer, thomas.kuhn}@iese.fraunhofer.de Abstract:
More informationParallel Computer Architecture Spring Memory Consistency. Nikos Bellas
Parallel Computer Architecture Spring 2018 Memory Consistency Nikos Bellas Computer and Communications Engineering Department University of Thessaly Parallel Computer Architecture 1 Coherence vs Consistency
More informationEmbedded software design with Polychrony
Embedded software design with Polychrony DATE 09 tutorial on Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, Methodologies, and Tools Jean-Pierre Talpin, RIA List of contributors
More informationIntegration of analytic model and simulation model for analysis on system survivability
6 Integration of analytic model and simulation model for analysis on system survivability Jang Se Lee Department of Computer Engineering, Korea Maritime and Ocean University, Busan, Korea Summary The objective
More informationLect 7: DEVS Model Reuse and Schedule Conflict
Lect 7: DEVS Model Reuse and Schedule Conflict Simulation Enge: Independent of Model 2 of 20 Model Execution Algorithm = Execution Enge = Simulation Enge Model and Simulation Enge should be dependent A
More informationProgramming Level A.R. Hurson Department of Computer Science Missouri University of Science & Technology Rolla, Missouri
Programming Level A.R. Hurson Department of Computer Science Missouri University of Science & Technology Rolla, Missouri 65409 hurson@mst.edu A.R. Hurson 1 Programming Level Computer: A computer with a
More informationA Frame Study for Post-Processing Analysis on System Behavior: A Case Study of Deadline Miss Detection
Journal of Computer Science 6 (12): 1505-1510, 2010 ISSN 1549-3636 2010 Science Publications A Frame Study for Post-Processing Analysis on System Behavior: A Case Study of Deadline Miss Detection Junghee
More informationModeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano
Modeling and Simulation of System-on on-chip Platorms Donatella Sciuto 10/01/2007 Politecnico di Milano Dipartimento di Elettronica e Informazione Piazza Leonardo da Vinci 32, 20131, Milano Key SoC Market
More informationModel-Driven Systems Engineering for Netcentric System of Systems With DEVS Unified Process
Model-Driven Systems Engineering for Netcentric System of Systems With DEVS Unified Process Saurabh Mittal, PhD Dunip Technologies, L3 Communications, USA Jose L. Risco Martin, PhD Universedad Complutense
More informationPlaintext Awareness via Key Registration
Plaintext Awareness via Key Registration Jonathan Herzog CIS, TOC, CSAIL, MIT Plaintext Awareness via Key Registration p.1/38 Context of this work Originates from work on Dolev-Yao (DY) model Symbolic
More informationA 1-GHz Configurable Processor Core MeP-h1
A 1-GHz Configurable Processor Core MeP-h1 Takashi Miyamori, Takanori Tamai, and Masato Uchiyama SoC Research & Development Center, TOSHIBA Corporation Outline Background Pipeline Structure Bus Interface
More informationHardware Description Languages & System Description Languages Properties
Hardware Description Languages & System Description Languages Properties There is a need for executable specification language that is capable of capturing the functionality of the system in a machine-readable
More informationISO INTERNATIONAL STANDARD. Road vehicles FlexRay communications system Part 2: Data link layer specification
INTERNATIONAL STANDARD ISO 17458-2 First edition 2013-02-01 Road vehicles FlexRay communications system Part 2: Data link layer specification Véhicules routiers Système de communications FlexRay Partie
More informationPetri Nets. Petri Nets. Petri Net Example. Systems are specified as a directed bipartite graph. The two kinds of nodes in the graph:
System Design&Methodologies Fö - 1 System Design&Methodologies Fö - 2 Petri Nets 1. Basic Petri Net Model 2. Properties and Analysis of Petri Nets 3. Extended Petri Net Models Petri Nets Systems are specified
More informationExtending the Power of FPGAs
Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of FPGAs and FPGA Programming IP-Centric Design with
More informationModel-Based Development of Embedded Real-Time Systems
Model-Based Development of Embedded Real-Time Systems Raj Rajkumar with Dionisio de Niz Real-Time and Multimedia Systems Laboratory Carnegie Mellon University raj@ece.cmu.edu http://www.ece.cmu.edu/~raj
More informationAnalog Mixed Signal Extensions for SystemC
Analog Mixed Signal Extensions for SystemC White paper and proposal for the foundation of an OSCI Working Group (SystemC-AMS working group) Karsten Einwich Fraunhofer IIS/EAS Karsten.Einwich@eas.iis.fhg.de
More informationA DEVS LIBRARY FOR LAYERED QUEUING NETWORKS
A DEVS LIBRARY FOR LAYERED QUEUING NETWORKS Dorin B. Petriu and Gabriel Wainer Department of Systems and Computer Engineering Carleton University, 1125 Colonel By Drive Ottawa, Ontario K1S 5B6, Canada.
More informationAgent-Oriented Software Engineering
Agent-Oriented Software Engineering Lin Zuoquan Information Science Department Peking University lz@is.pku.edu.cn http://www.is.pku.edu.cn/~lz/teaching/stm/saswws.html Outline Introduction AOSE Agent-oriented
More informationProgramming of OpcDbGateway and SAEAUT UNIVERSAL OPC Server
SAE Automation, s.r.o., Nová Dubnica Solid And Effective partner for development of your products and industry automation. Programming of OpcDbGateway and SAEAUT UNIVERSAL OPC Server OpcDbGateway is universal
More informationIntro to System Generator. Objectives. After completing this module, you will be able to:
Intro to System Generator This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Explain why there is a need for an integrated
More informationInterface-Based Design Introduction
Interface-Based Design Introduction A. Richard Newton Department of Electrical Engineering and Computer Sciences University of California at Berkeley Integrated CMOS Radio Dedicated Logic and Memory uc
More informationMoCC - Models of Computation and Communication SystemC as an Heterogeneous System Specification Language
SystemC as an Heterogeneous System Specification Language Eugenio Villar Fernando Herrera University of Cantabria Challenges Massive concurrency Complexity PCB MPSoC with NoC Nanoelectronics Challenges
More informationCo-Simulation of Functional SystemC TLM Models with Power/Thermal Solvers
Author manuscript, published in "Virtual Prototyping of Parallel and Embedded Systems (VIPES), Boston : United States (2013)" Co-Simulation of Functional SystemC TLM Models with Power/Thermal Solvers Tayeb
More informationFormal Analysis of Timing Effects on Closed-loop Properties of Cyber Physical Systems
Formal Analysis of Timing Effects on Closed-loop Properties of Cyber Physical Systems Arne Hamann, Corporate Research, Robert Bosch GmbH Joint work with: Matthias Wöhrle (Bosch), Goran Frehse (Université
More informationVHDL Modelling of a Fuzzy Co-processor Architecture
VHDL Modelling of a Fuzzy Co-processor Architecture Radoslav Raychev, Abdellatif Mtibaa **, Mohamed Abid *** Abstract - The main benefit of hardware fuzzy processors over software implementations is their
More informationSoftware verification for ubiquitous computing
Software verification for ubiquitous computing Marta Kwiatkowska Computing Laboratory, University of Oxford QA 09, Grenoble, June 2009 Software everywhere Electronic devices, ever smaller Laptops, phones,
More information