Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
|
|
|
- Emory Daniels
- 5 years ago
- Views:
Transcription
1 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science A Beginner's Guide to WARP Introductory Digital Systems Laboratory We have two versions of WARP available on Athena computers, namely 4.3 and 6.2. No versions of WARP are available on pcs in the lab as WARP is not available for pcs running any variant of unix. Sunpal[12] computers in the digital lab have only WARP 4.3 available. WARP 4.3 is the default when you access it via an Athena machine and setup If you wish to switch versions then two aliases are provided, namely setwarp43 and setwarp62. The aliases set the appropriate environment variables and update your path. WARP is a program donated to MIT by Cypress Semiconductor. You are free to use it for any educational or personal purpose. Should you want to use it in connection with any job (i.e., commercial activity), you should secure your own donation or pay Cypress their rather modest fee. This rather short tutorial will not tell you all there is to know about WARP. Rather it is aimed at getting you started by supplying two relatively straightforward VHDL files. One of these files implements a half adder. The other implements a full adder by wiring two half adders and adding a two-input or. What follows is an outline of the steps to compile a JEDEC file and simulate a design of a full adder. This design is, of course, simple; but it is done hierarchically to provide some sample VHDL code which you may later edit to design some other digital combinational logic. The basic steps are the same for both versions of WARP but they may differ in the exact series of mouse clicks. Select a project Select a device Select a package Add source files Select a file as the top Compile the files After that you may wish to inspect the report file and/or simulate the jedec file which was produced before programming your device with the jedec file. The exact mouse clicks are different but both versions presume that you have sourced the appropriate warp.cshrc file. You can verify that this has been done by typing
2 which galaxy This should tell you the location of the galaxy program which you will execute. From it you can easily tell which version of WARP is currently selected. If you want the other version (and are on a computer which supports both), then use the alias setwarp43 or setwarp62 to switch as desired. Remember to use ``setup 6.111'' if you are on an Athena Sun computer. First, make a directory and change to it and start up galaxy. cd mkdir beginner cd beginner galaxy& With 4.3, this pops up a window and tells you the name of a project file that will be created. Click on OK. This brings up the main window. With 6.2 you just get the main window. You may use any editor you wish to edit files. You can use emacs or the galaxy text editor as you wish. Copy 2 xxx.vhd files from /mit/6.111/vhdl/warp/examples/beginner/ to your present directory cp /mit/6.111/vhdl/warp/examples/beginner/*.vhd. chmod u+w *.vhd This should give you copies of halfadd.vhd and fulladd.vhd. The chmod instruction is to allow you to modify the files. It is not really necessary at first. It is included so that you may experiment with modifications of your choice. Actually, you should use the chmod command like this anytime you copy files from the directory so that you can edit the files as desired. Certainly you can look at these files, but, at this point, do not change anything! Since the mouse clicks are somewhat different, there are two sections depending on the version you are using. Warp 6.2 Click on File and then New In the window that pops up, select ``Project[Target - Device]'' and click on OK. This pops up another window and you should select VHDL and give your project a name, say, beg. Then click on Next. This then allows you to add some files. Select both.vhd files and add them and then click next. Yet another window pops up and you can select a target device. Click on the button just to the left of CPLD
3 and then click on c22v10. Select a package of PALCE22V10-5PC. Anything with a P after the hyphen specifies a dip package which is what you want for all the small plds. Finally you get to click ``Finish'' and you have defined a project, added the files, and specified a device and package. Yet another window pops up, and yes, you do want to save this new project. Now you have to select a file as the top level design file. Click on fulladd.vhd and then on Project Set Top. It looks as if nothing happened, but it did. You can see that it actually set a top level design by clicking on project again and noticing that a checkbox has appeared to the left of Set Top. Finally you are ready to compile the files. That is easy to do as you just have to click on Compile Project. Galaxy does a lot of work and prints out WARP done and also that the compilation was successful. If you have been following this part, then skip the next section. Warp 4.3 Click on files add all - two files should show up. There are three blocks of buttons in the main galaxy window, edit, compile, and synthesis options. Use the edit buttons if you choose to use the galaxy editor; otherwise, use emacs. There are four buttons for the synthesis options. For now, at least, leave the top two alone and accept the defaults. Use the ``Set top" button to tell galaxy which file is the start of your design. Use the ``Device" button to select a target device. Click on fulladd.vhd and click on set top. Click on device, then in the new window click on the upper left down arrow and then click on the device C22V10 (or anything else you want to choose). The only Cypress part we have available is the C374I but the JEDEC files for a 22V10, GAL16V8, GAL20V8, etc. are usable to program parts we have with the pal program. Click on OK to get rid of the device window that popped up and use what you have selected. Now you are ready to compile. There are two buttons, ``Selected'' and ``Smart". It is pretty obvious what ``Selected" does. What is smart about ``Smart" is that galaxy will look into the files and compile anything it has to (has been modified since last compiled) for synthesizing your design (as indicated by the ``Set top" button). It will also compile the files in the right order so that circuits defined in a file are compiled before they are used. If you do use the ``Selected" button, then you must select the files in the right order.
4 Click on ``Smart" and see what happens. A galaxy editor window pops up and you get some information as to what galaxy is doing. Wait until you get the message ``WARP done.". Try some touches and reclick on the ``Smart" button and see what happens. If you don't understand this, then skip it for now. Both Versions If you feel adventurous, then edit one or the other of the xxx.vhd files and make some mistakes on purpose and see what comments you get in the editor window. It is helpful to know how to quit the galaxy editor. Of course, you could hide it behind another window before or after iconifying it but if you quit the galaxy editor then the window really will disappear! Click on ``File" and then ``Close" to close the editor window. It also will go away when you quit galaxy. What have you done? Look at the files that have been produced. There should be exactly one xxx.jed file and it can be used to program a 22v10 (or your selected device) via the universal programmer. Look at the equations in fulladd.rpt. Sometimes one gets timing information. For example, some timing information is in fulladd.rpt for the device C374I. You can program your device at this time with the JEDEC file you produced. Optionally, you can simulate your design as embodied in the JEDEC file to see if the logic is what you intended. If you have been using warp 6.2 then you must use the alias setwarp43 before simulation with nova. If you later want to use warp 6.2, then use the alias setwarp62. You can simulate the JEDEC file with the Nova simulator. You can run this from a shell by simply typing nova, In warp 4.3 you can also click on Tools and then on Nova. Either way, this brings up a simulation window. In it, click on File, then Open and select the JEDEC file, fulladd.jed, by clicking on it. Click on OK to accept your choices. The file is read in and some signals appear. These are the signals defined in the entity in fulladd.vhd. You can modify which signals are shown with the Views menu, but skip this for now. Next you will create some waveforms for the inputs ina, inb, and inc. Click on ``ina" and then click on ``Edit" and then ``Clock". Accept the defaults by clicking on ``OK".
5 Click on ``inb" and then click on ``Edit" and then ``Clock". Double both the clock period to 20 and the clock high time to 10. Click on ``OK" to accept this clock. Click on ``inc" and then click on ``Edit" and then ``Clock". Double both the clock period to 40 and the clock high time to 20. Click on "OK" to accept this clock. Finally, execute the simulation by clicking on "Simulate" and then "Execute". Verify that the simulation results are what one wanted. You can click on the "Views" button and then the "Zoom In (2X)" button to avoid squinting at the waveforms. When you are done, close the simulator window and quit galaxy (hint: read again how you quit the editor).
6.111 Lecture # 5. Entity section describes input and output. VHDL: Very High speed integrated circuit Description Language:
6.111 Lecture # 5 VHDL: Very High speed integrated circuit Description Language: All VHDL files have two sections: architecture and entity -- Massachusetts (Obsolete) Stoplight Example library ieee; use
A Beginner's Guide to MAX+plus II
A Beginner's Guide to MAX+plus II Author: Jacinda Clemenzi - Last Updated: December 20, 2001 Last Revised: Frank Honoré - January 23, 2004 The purpose of this guide is to provide a tutorial that will help
Introduction. Overview of 201 Lab and Linux Tutorials. Stef Nychka. September 10, Department of Computing Science University of Alberta
1 / 12 Introduction Overview of 201 Lab and Linux Tutorials Stef Nychka Department of Computing Science University of Alberta September 10, 2007 2 / 12 Can you Log In? Should be same login and password
CPLD Software Tutorial FOR ALTERA MAX+PLUS II
CPLD Software Tutorial FOR ALTERA MAX+PLUS II Note: This material was developed by William Kleitz for inclusion in his textbook Digital Electronics: A Practical Approach 6 th edition, (Prentice-Hall 2002).
A. Setting Up the Environment a. ~/ece394 % mkdir synopsys b.
ECE 394 ASIC & FPGA Design Synopsys Design Compiler and Design Analyzer Tutorial A. Setting Up the Environment a. Create a new folder (i.e. synopsys) under your ece394 directory ~/ece394 % mkdir synopsys
Verilog Design Entry, Synthesis, and Behavioral Simulation
------------------------------------------------------------- PURPOSE - This lab will present a brief overview of a typical design flow and then will start to walk you through some typical tasks and familiarize
Contents. Appendix B HDL Entry Tutorial 2 Page 1 of 14
Appendix B HDL Entry Tutorial 2 Page 1 of 14 Contents Appendix B HDL Entry Tutorial 2...2 B.1 Getting Started...2 B.1.1 Preparing a Folder for the Project...2 B.1.2 Starting Quartus II...2 B.1.3 Creating
Getting Started with Xilinx WebPack 13.1
Getting Started with Xilinx WebPack 13.1 B. Ackland June 2011 (Adapted from S. Tewksbury notes WebPack 7.1) This tutorial is designed to help you to become familiar with the operation of the WebPack software
Altera Quartus II Tutorial ECE 552
Altera Quartus II Tutorial ECE 552 Quartus II by Altera is a PLD Design Software which is suitable for high-density Field-Programmable Gate Array (FPGA) designs, low-cost FPGA designs, and Complex Programmable
Introduction to Simulation of VHDL Designs Using ModelSim Graphical Waveform Editor. 1 Introduction. For Quartus Prime 16.1
Introduction to Simulation of VHDL Designs Using ModelSim Graphical Waveform Editor For Quartus Prime 16.1 1 Introduction This tutorial provides an introduction to simulation of logic circuits using the
EE 5327 VLSI Design Laboratory. Lab 1 - Verilog Simulation
EE 5327 VLSI Design Laboratory Lab 1 - Verilog Simulation PURPOSE: The purpose of this lab is to introduce you to gate, behavioral and dataflow Verilog models. You will compile and simulate three models
CPS109 Lab 1. i. To become familiar with the Ryerson Computer Science laboratory environment.
CPS109 Lab 1 Source: Partly from Big Java lab1, by Cay Horstmann. Objective: i. To become familiar with the Ryerson Computer Science laboratory environment. ii. To obtain your login id and to set your
Lesson 14: Property Editor
Lesson 14: Property Editor Lesson Objectives After completing this lesson, you will be able to: Work with Property Filters in the Property Editor Add part and net properties using the Property Editor Using
Start Active-HDL. Create a new workspace TUTORIAL #1 CREATING AND SIMULATING SIMPLE SCHEMATICS
Introduction to Active-HDL TUTORIAL #1 CREATING AND SIMULATING SIMPLE SCHEMATICS This tutorial will introduce the tools and techniques necessary to design a basic schematic. The goal of this tutorial is
CCE 3202 Advanced Digital System Design
CCE 3202 Advanced Digital System Design Lab Exercise #2 Introduction You will use Xilinx Webpack v9.1 to allow the synthesis and creation of VHDLbased designs. This lab will outline the steps necessary
15-122: Principles of Imperative Computation
15-122: Principles of Imperative Computation Lab 0 Navigating your account in Linux Tom Cortina, Rob Simmons Unlike typical graphical interfaces for operating systems, here you are entering commands directly
ECSE-323 Digital System Design. Lab #1 Using the Altera Quartus II Software Fall 2008
1 ECSE-323 Digital System Design Lab #1 Using the Altera Quartus II Software Fall 2008 2 Introduction. In this lab you will learn the basics of the Altera Quartus II FPGA design software through following
VHDL. Chapter 1 Introduction to VHDL. Course Objectives Affected. Outline
Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1-1 Course Objectives Affected Write functionally correct and well-documented VHDL code, intended for either simulation or synthesis, of any combinational
More Programming with CUPL
More Programming with CUPL Compiling PLD File Use WinCUPL or use another text editor to create your file Save your file with the extension.pld Compile using WinCUPL make sure you have no errors. Save your.jed
CPE/EE 427, CPE 527, VLSI Design I: VHDL design simulation, synthesis, and ASIC flow, Laboratory #8,
CPE/EE 427, CPE 527, VLSI Design I: VHDL design simulation, synthesis, and ASIC flow, Laboratory #8, Joel Wilder and Aleksandar Milenkovic, ECE Dept., The University of Alabama in Huntsville 1. INTRODUCTION
Experiment 18 Full Adder and Parallel Binary Adder
Objectives Experiment 18 Full Adder and Parallel Binary Adder Upon completion of this laboratory exercise, you should be able to: Create and simulate a full adder in VHDL, assign pins to the design, and
Experiment 8 Introduction to VHDL
Experiment 8 Introduction to VHDL Objectives: Upon completion of this laboratory exercise, you should be able to: Enter a simple combinational logic circuit in VHDL using the Quartus II Text Editor. Assign
Tutorial 1: Unix Basics
Tutorial 1: Unix Basics To log in to your ece account, enter your ece username and password in the space provided in the login screen. Note that when you type your password, nothing will show up in the
University of Florida EEL 3701 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering Revision 0 12-Jun-16
Page 1/14 Quartus Tutorial with Basic Graphical Gate Entry and Simulation Example Problem Given the logic equation Y = A*/B + /C, implement this equation using a two input AND gate, a two input OR gate
CONNECTING TO YOUR VIRTUAL MACHINE 2 CHANGING YOUR NETWORK PASSWORD 7 ADDITIONAL RESOURCES 8
For assistance please contact the AIMS Help Desk: 608.265.6900, help@aims.wisc.edu In this document An AIMS Virtual Machine, or virtual PC, is a copy of Microsoft Windows running on a server at a remote
A3 A2 A1 A0 Sum4 Sum3 Sum2 Sum1 Sum
LAB #3: ADDERS and COMPARATORS using 3 types of Verilog Modeling LAB OBJECTIVES 1. Practice designing more combinational logic circuits 2. More experience with equations and the use of K-maps and Boolean
Introduction to UNIX. Logging in. Basic System Architecture 10/7/10. most systems have graphical login on Linux machines
Introduction to UNIX Logging in Basic system architecture Getting help Intro to shell (tcsh) Basic UNIX File Maintenance Intro to emacs I/O Redirection Shell scripts Logging in most systems have graphical
An Introduction to Komodo
An Introduction to Komodo The Komodo debugger and simulator is the low-level debugger used in the Digital Systems Laboratory. Like all debuggers, Komodo allows you to run your programs under controlled
Quartus II Tutorial. September 10, 2014 Quartus II Version 14.0
Quartus II Tutorial September 10, 2014 Quartus II Version 14.0 This tutorial will walk you through the process of developing circuit designs within Quartus II, simulating with Modelsim, and downloading
LAB 6 Testing the ALU
Goals LAB 6 Testing the ALU Learn how to write testbenches in Verilog to verify the functionality of the design. Learn to find and resolve problems (bugs) in the design. To Do We will write a Verilog testbench
BE CAREFUL! The Summer Research Student s Guide to UNIX
BE CAREFUL! The Summer Research Student s Guide to UNIX Luke Leisman adapted from Andrew Butler June 2011 This is a guide designed to help summer researchers navigate the complexities of using a unix/linux
Tutorial on Quartus II Introduction Using Verilog Code
Tutorial on Quartus II Introduction Using Verilog Code (Version 15) 1 Introduction This tutorial presents an introduction to the Quartus II CAD system. It gives a general overview of a typical CAD flow
Digital Circuit Design Using Xilinx ISE Tools
Digital Circuit Design Using Xilinx ISE Tools Poras T. Balsara and Prashant Vallur Table of Contents 1. Introduction 2. Programmable logic devices: FPGA and CPLD 3. Creating a new project in Xilinx Foundation
Tutorial: Pattern Wizard
University of Pennsylvania Department of Electrical and Systems Engineering Digital Design Laboratory Tutorial: Pattern Wizard When assigning values to a bus in Xilinx during the behavioral simulation,
EXPERIMENT NUMBER 7 HIERARCHICAL DESIGN OF A FOUR BIT ADDER (EDA-2)
7-1 EXPERIMENT NUMBER 7 HIERARCHICAL DESIGN OF A FOUR BIT ADDER (EDA-2) Purpose The purpose of this exercise is to explore more advanced features of schematic based design. In particular you will go through
ENCM 339 Fall 2017: Editing and Running Programs in the Lab
page 1 of 8 ENCM 339 Fall 2017: Editing and Running Programs in the Lab Steve Norman Department of Electrical & Computer Engineering University of Calgary September 2017 Introduction This document is a
EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 6: Quartus II Tutorial and Practice. Name: Date:
EXPERIMENT # 6: Quartus II Tutorial and Practice Name: Date: Equipment/Parts Needed: Quartus II R Web Edition V9.1 SP2 software by Altera Corporation USB drive to save your files Objective: Learn how to
Mills HPC Tutorial Series. Linux Basics I
Mills HPC Tutorial Series Linux Basics I Objectives Command Line Window Anatomy Command Structure Command Examples Help Files and Directories Permissions Wildcards and Home (~) Redirection and Pipe Create
Lab 1 Introduction to UNIX and C
Name: Lab 1 Introduction to UNIX and C This first lab is meant to be an introduction to computer environments we will be using this term. You must have a Pitt username to complete this lab. NOTE: Text
EE183 LAB TUTORIAL. Introduction. Projects. Design Entry
EE183 LAB TUTORIAL Introduction You will be using several CAD tools to implement your designs in EE183. The purpose of this lab tutorial is to introduce you to the tools that you will be using, Xilinx
Vivado Walkthrough ECGR Fall 2015
ECGR 2181 - Vivado Walkthrough 1 Vivado Walkthrough ECGR 2181 - Fall 2015 Intro In this walkthrough we re going to go through the process of creating a project, adding sources, writing vhdl, simulating
TLL5000 Electronic System Design Base Module
TLL5000 Electronic System Design Base Module The Learning Labs, Inc. Copyright 2007 Manual Revision 2007.12.28 1 Copyright 2007 The Learning Labs, Inc. Copyright Notice The Learning Labs, Inc. ( TLL )
ENGR 5865 DIGITAL SYSTEMS
ENGR 5865 DIGITAL SYSTEMS ModelSim Tutorial Manual January 22, 2007 Introduction ModelSim is a CAD tool widely used in the industry for hardware design. This document describes how to edit/add, compile
Tutorial: Working with the Xilinx tools 14.4
Tutorial: Working with the Xilinx tools 14.4 This tutorial will show you how to: Part I: Set up a new project in ISE Part II: Implement a function using Schematics Part III: Implement a function using
TLL5000 Electronic System Design Base Module. Getting Started Guide, Ver 3.4
TLL5000 Electronic System Design Base Module Getting Started Guide, Ver 3.4 COPYRIGHT NOTICE The Learning Labs, Inc. ( TLL ) All rights reserved, 2008 Reproduction in any form without permission is prohibited.
UNIVERSITI MALAYSIA PERLIS
UNIVERSITI MALAYSIA PERLIS SCHOOL OF COMPUTER & COMMUNICATIONS ENGINEERING EKT 124 LABORATORY MODULE INTRODUCTION TO QUARTUS II DESIGN SOFTWARE : INTRODUCTION TO QUARTUS II DESIGN SOFTWARE OBJECTIVES To
Lecture 2 Hardware Description Language (HDL): VHSIC HDL (VHDL)
Lecture 2 Hardware Description Language (HDL): VHSIC HDL (VHDL) Pinit Kumhom VLSI Laboratory Dept. of Electronic and Telecommunication Engineering (KMUTT) Faculty of Engineering King Mongkut s University
Tutorial 2 Implementing Circuits in Altera Devices
Appendix C Tutorial 2 Implementing Circuits in Altera Devices In this tutorial we describe how to use the physical design tools in Quartus II. In addition to the modules used in Tutorial 1, the following
LAB 5 Implementing an ALU
Goals To Do Design a practical ALU LAB 5 Implementing an ALU Learn how to extract performance numbers (area and speed) Draw a block level diagram of the MIPS 32-bit ALU, based on the description in the
Physics REU Unix Tutorial
Physics REU Unix Tutorial What is unix? Unix is an operating system. In simple terms, its the set of programs that makes a computer work. It can be broken down into three parts. (1) kernel: The component
When talking about how to launch commands and other things that is to be typed into the terminal, the following syntax is used:
Linux Tutorial How to read the examples When talking about how to launch commands and other things that is to be typed into the terminal, the following syntax is used: $ application file.txt
CSE P567 - Winter 2010 Lab 1 Introduction to FGPA CAD Tools
CSE P567 - Winter 2010 Lab 1 Introduction to FGPA CAD Tools This is a tutorial introduction to the process of designing circuits using a set of modern design tools. While the tools we will be using (Altera
The name of our class will be Yo. Type that in where it says Class Name. Don t hit the OK button yet.
Mr G s Java Jive #2: Yo! Our First Program With this handout you ll write your first program, which we ll call Yo. Programs, Classes, and Objects, Oh My! People regularly refer to Java as a language that
Lab 1: FPGA Physical Layout
Lab 1: FPGA Physical Layout University of California, Berkeley Department of Electrical Engineering and Computer Sciences EECS150 Components and Design Techniques for Digital Systems John Wawrzynek, James
Speed Up Windows by Disabling Startup Programs
Speed Up Windows by Disabling Startup Programs Increase Your PC s Speed by Preventing Unnecessary Programs from Running Windows All S 630 / 1 When you look at the tray area beside the clock, do you see
CSE115 Lab exercises for week 1 of recitations Spring 2011
Introduction In this first lab you will be introduced to the computing environment in the Baldy 21 lab. If you are familiar with Unix or Linux you may know how to do some or all of the following tasks.
EE261 Computer Project 1: Using Mentor Graphics for Digital Simulation
EE261 Computer Project 1: Using Mentor Graphics for Digital Simulation Introduction In this project, you will begin to explore the digital simulation tools of the Mentor Graphics package available on the
Lab 1: Introduction to Verilog HDL and the Xilinx ISE
EE 231-1 - Fall 2016 Lab 1: Introduction to Verilog HDL and the Xilinx ISE Introduction In this lab simple circuits will be designed by programming the field-programmable gate array (FPGA). At the end
Caustics - Mental Ray
Caustics - Mental Ray (Working with real caustic generation) In this tutorial we are going to go over some advanced lighting techniques for creating realistic caustic effects. Caustics are the bent reflections
ESE 150 Lab 07: Digital Logic
LAB 07 In this lab we will do the following: 1. Investigate basic logic operations (AND, OR, INV, XOR) 2. Implement an ADDER on an FPGA 3. Implement a simple Finite- State Machine on an FPGA Background:
Introduction. About this tutorial. How to use this tutorial
Basic Entry & not About this tutorial This tutorial consists of an introduction to creating simple circuits on an FPGA using a variety of methods. There are two ways to create the circuit: using or by
Magic Tutorial #11: Using IRSIM and RSIM with Magic
Magic Tutorial #11: Using IRSIM and RSIM with Magic Michael Chow Mark Horowitz Computer Systems Laboratory Center for Integrated Systems Stanford University Stanford, CA 94305 This tutorial corresponds
CSC111 Computer Science II
CSC111 Computer Science II Lab 1 Getting to know Linux Introduction The purpose of this lab is to introduce you to the command line interface in Linux. Getting started In our labs If you are in one of
Exploring UNIX: Session 3
Exploring UNIX: Session 3 UNIX file system permissions UNIX is a multi user operating system. This means several users can be logged in simultaneously. For obvious reasons UNIX makes sure users cannot
Unix Tutorial Haverford Astronomy 2014/2015
Unix Tutorial Haverford Astronomy 2014/2015 Overview of Haverford astronomy computing resources This tutorial is intended for use on computers running the Linux operating system, including those in the
Quartus II Version 14.0 Tutorial Created September 10, 2014; Last Updated January 9, 2017
Quartus II Version 14.0 Tutorial Created September 10, 2014; Last Updated January 9, 2017 This tutorial will walk you through the process of developing circuit designs within Quartus II, simulating with
Tutorial 3: Using the Waveform Viewer Introduces the basics of using the waveform viewer. Read Tutorial SIMPLIS Tutorials SIMPLIS provide a range of t
Tutorials Introductory Tutorials These tutorials are designed to give new users a basic understanding of how to use SIMetrix and SIMetrix/SIMPLIS. Tutorial 1: Getting Started Guides you through getting
Introduction to Unix The Windows User perspective. Wes Frisby Kyle Horne Todd Johansen
Introduction to Unix The Windows User perspective Wes Frisby Kyle Horne Todd Johansen What is Unix? Portable, multi-tasking, and multi-user operating system Software development environment Hardware independent
Intro to the Apple Macintosh Operating System, OSX
Intro to the Apple Macintosh Operating System, OSX Introduction. The Apple Macintosh Operating system or OS, is one of the oldest operating systems in use on a personal computer 1. It has been designed
Xilinx Tutorial Basic Walk-through
Introduction to Digital Logic Design with FPGA s: Digital logic circuits form the basis of all digital electronic devices. FPGAs (Field Programmable Gate Array) are large programmable digital electronic
University of Florida EEL 3701 Dr. Eric M. Schwartz Madison Emas, TA Department of Electrical & Computer Engineering Revision 1 5-Jun-17
Page 1/14 Example Problem Given the logic equation Y = A*/B + /C, implement this equation using a two input AND gate, a two input OR gate and two inverters under the Quartus environment. Upon completion
ELEC 204 Digital System Design LABORATORY MANUAL
ELEC 204 Digital System Design LABORATORY MANUAL : Introductory Tutorial For Xilinx ISE Foundation v10.1 & Implementing XOR Gate College of Engineering Koç University Important Note: In order to effectively
Using ModelSim to Simulate Logic Circuits for Altera FPGA Devices
Using ModelSim to Simulate Logic Circuits for Altera FPGA Devices This tutorial is a basic introduction to ModelSim, a Mentor Graphics simulation tool for logic circuits. We show how to perform functional
Using the Zoo Workstations
Using the Zoo Workstations Version 1.86: January 16, 2014 If you ve used Linux before, you can probably skip many of these instructions, but skim just in case. Please direct corrections and suggestions
ORF 201 Computer Methods in Problem Solving. Lab 8: The Guassian Eliminator
Princeton University Department of Operations Research and Financial Engineering ORF 201 Computer Methods in Problem Solving Lab 8: The Guassian Eliminator Due Sunday, Apr 15, 11:59 pm 1. PROBLEM DESCRIPTION
You should see something like this, called the prompt :
CSE 1030 Lab 1 Basic Use of the Command Line PLEASE NOTE this lab will not be graded and does not count towards your final grade. However, all of these techniques are considered testable in a labtest.
After opening the Programs> Xilinx ISE 8.2i > Project Navigator, you will come to this screen as start-up.
After opening the Programs> Xilinx ISE 8.2i > Project Navigator, you will come to this screen as start-up. Start with a new project. Enter a project name and be sure to select Schematic as the Top-Level
CS4023 Week04 Lab Exercise
CS4023 Week04 Lab Exercise Lab Objective: We will use this lab to log in to our Linux accounts and to look at some simple programs that perform a few elementary system calls. By the end of the lab we will
Unix/Linux Basics. Cpt S 223, Fall 2007 Copyright: Washington State University
Unix/Linux Basics 1 Some basics to remember Everything is case sensitive Eg., you can have two different files of the same name but different case in the same folder Console-driven (same as terminal )
CSCI Lab 3. VHDL Syntax. Due: Tuesday, week6 Submit to: \\fs2\csci250\lab-3\
![CSCI Lab 3. VHDL Syntax. Due: Tuesday, week6 Submit to: \\fs2\csci250\lab-3\](/thumbs/74/70459415.jpg "CSCI Lab 3. VHDL Syntax. Due: Tuesday, week6 Submit to: \\fs2\csci250\lab-3\")
CSCI 250 - Lab 3 VHDL Syntax Due: Tuesday, week6 Submit to: \\fs2\csci250\lab-3\ Objectives 1. Learn VHDL Valid Names 2. Learn the presentation of Assignment and Comments 3. Learn Modes, Types, Array,
Some Linux (Unix) Commands that might help you in ENSC351
Some Linux (Unix) Commands that might help you in ENSC351 First, like Windows, Linux and Unix (for our purposes, they are the basically the same) use a hierarchical directory structure. What would be called
Windows XP. A Quick Tour of Windows XP Features
Windows XP A Quick Tour of Windows XP Features Windows XP Windows XP is an operating system, which comes in several versions: Home, Media, Professional. The Windows XP computer uses a graphics-based operating
MaxPlus II Tutorial with Basic Graphical Gate Entry and Simulation Obtaining the MaxPlus Software: Example Problem: Y = A*/B + /C
Page 1/8 MaxPlus II Tutorial with Basic Graphical Gate Entry and Simulation Obtaining the MaxPlus Software: The student version of the MaxPlus II software can be obtained directly from the Altera web site
CSCI 161: Introduction to Programming I Lab 1b: Hello, World (Eclipse, Java)
Goals - to learn how to compile and execute a Java program - to modify a program to enhance it Overview This activity will introduce you to the Java programming language. You will type in the Java program
Download, Install and Use Winzip
Download, Install and Use Winzip Something that you are frequently asked to do (particularly if you are in one of my classes) is to either 'zip' or 'unzip' a file or folders. Invariably, when I ask people
Using LINUX a BCMB/CHEM 8190 Tutorial Updated (1/17/12)
Using LINUX a BCMB/CHEM 8190 Tutorial Updated (1/17/12) Objective: Learn some basic aspects of the UNIX operating system and how to use it. What is UNIX? UNIX is the operating system used by most computers
Max scene used to generate the image from the second pdf in this tutorial.
Tutorial covers creating vector drawings from a 3ds max scene and methods for compositing these drawings back into a rendering. Rendering set up is based of the lighting set up from the mental ray/skylight/mr
Reference Guide. Adding a Generic File Store - Importing From a Local or Network ShipWorks Page 1 of 21
Reference Guide Adding a Generic File Store - Importing From a Local or Network Folder Page 1 of 21 Adding a Generic File Store TABLE OF CONTENTS Background First Things First The Process Creating the
CENG393 Computer Networks Labwork 1
CENG393 Computer Networks Labwork 1 Linux is the common name given to a large family of operating systems. All Linux-based operating systems are essentially a large set of computer software that are bound
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING. EEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 1 - INTRODUCTION TO XILINX ISE SOFTWARE AND FPGA 1. PURPOSE In this lab, after you learn to use
How to Get Started. Figure 3
Tutorial PSpice How to Get Started To start a simulation, begin by going to the Start button on the Windows toolbar, then select Engineering Tools, then OrCAD Demo. From now on the document menu selection
CS152 FPGA CAD Tool Flow University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences
CS152 FPGA CAD Tool Flow University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences Compiled: 4/3/2003 for CS152 Spring 03, Prof. John Kubiatowicz
Introduction to Cygwin Operating Environment
Introduction to Cygwin Operating Environment ICT 106 Fundamentals of Computer Systems Eric Li ICT106_Pract_week 1 1 What s Cygwin? Emulates Unix/Linux environment on a Windows Operating System; A collection
CARLETON UNIVERSITY. Laboratory 2.0
CARLETON UNIVERSITY Department of Electronics ELEC 267 Switching Circuits Jan 3, 28 Overview Laboratory 2. A 3-Bit Binary Sign-Extended Adder/Subtracter A binary adder sums two binary numbers for example
EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation
EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation Table of Contents Objective... 2 1. Setup... 2 Set Bash Shell for the account... 2 2. Starting Cadence Custom
Lab 1 Modular Design and Testbench Simulation ENGIN 341 Advanced Digital Design University of Massachusetts Boston
Lab 1 Modular Design and Testbench Simulation ENGIN 341 Advanced Digital Design University of Massachusetts Boston Introduction This lab introduces the concept of modular design by guiding you through
Name EGR 2131 Lab #6 Number Representation and Arithmetic Circuits
Name EGR 2131 Lab #6 Number Representation and Arithmetic Circuits Equipment and Components Quartus software and Altera DE2-115 board PART 1: Number Representation in Microsoft Calculator. First, let s
EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation
EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation Table of Contents Objective... 2 1. Setup... 2 Set Bash Shell for the account... 2 2. Starting Cadence Custom
Tutorial: GNU Radio Companion
Tutorials» Guided Tutorials» Previous: Introduction Next: Programming GNU Radio in Python Tutorial: GNU Radio Companion Objectives Create flowgraphs using the standard block libraries Learn how to debug
CS Fundamentals of Programming II Fall Very Basic UNIX
CS 215 - Fundamentals of Programming II Fall 2012 - Very Basic UNIX This handout very briefly describes how to use Unix and how to use the Linux server and client machines in the CS (Project) Lab (KC-265)