Contents 8086 Processor 8086/8088 Instructions 80386/80486 Pentium/Pentium Pro 8086 Interfacing and Timing

Size: px
Start display at page:

Download "Contents 8086 Processor 8086/8088 Instructions 80386/80486 Pentium/Pentium Pro 8086 Interfacing and Timing"

Transcription

1 Contents Preface ix Processor Introduction microprocessor Memory segmentation View inside the processor Machine code and assembly language Exercises /8088 Instructions Assembly language mnemonics Characters and numbers Comments Move (MOV) Addressing memory Addition and subtraction (ADD and SUB) Compare (CMP) Unary operations (INC, DEC and NEG) Boolean bitwise instructions (AND, OR, XOR and NOT) Shift/rotate instructions Unconditional jump (JMP) Conditional jumps Subroutine calls (CALL and RET) PUSH and POP Moving around data in memory Assembler directives Data definition Equates (EQU) Exercises / Introduction pin out /80486 registers Memory cache Direct memory access (DMA) 41 4 Pentium/Pentium Pro Introduction Intel processor development Terms Pentium II and Pentium Pro System overview MMX technology Interfacing and Timing Introduction Interfacing with memory Memory mapped I/O Isolated I/O Timing 56

2 viii PC Interfacing, Communications and Windows Programming 6 UART and PIC Introduction Universal Asynchronous Receiver Transmitter (8250) Programmable Interrupt Controller (8259) 67 7 PPI and PTC Introduction Programmable Peripheral Interface (8255) Programmable Timer Controller (8254) Exercises 85 8 Interrupts and BIOS Introduction BIOS and the operating system Interrupt vectors Processor interrupts Hardware interrupts Generating software interrupts Exercises Interfacing Standards Introduction PC bus ISA bus MCA bus EISA bus Comparison of different types Exercises Local Bus Introduction VESA VL-local bus PCI bus Exercises Example manufacturer and plug-and-play IDs Motherboard Design Introduction Pentium processor SB PCI ISA Xcelerator (PIIX3) System Controller (TXC) Error detection and correction PCI interface AA (AIP) DRAM interface Clock rates ISA/IDE interface DMA interface Interval timer Interrupt controller Mouse function Power management Universal serial bus Mouse and keyboard interface Example ATX motherboard Exercises IDE and Mass Storage Introduction Tracks and sectors Floppy disks Fixed disks Drive specifications Hard disk/cd-rom interfaces IDE interface 145

3 Contents ix 12.8 IDE communication File systems Coping with disk errors Optical storage Magnetic tape Exercises SCSI Introduction SCSI types SCSI Interface SCSI operation SCSI pointers Message system description SCSI commands Status Exercises PCMCIA Introduction PCMCIA connections PCMCIA signals PCMCIA registers Exercises RS Introduction Electrical characteristics Frame format Communications between two nodes Programming RS RS-232 programs Standard Windows serial communications programs Exercises Interrupt-driven RS Interrupt-driven RS Win32 programs DOS-based RS-232 program Exercises Parallel Port Introduction Data handshaking I/O addressing Exercises Interrupt-driven Parallel Port Introduction Interrupts Example program Program explanation Exercises Enhanced Parallel Port Introduction IEEE 1284 Data Transfer Modes Compatibility mode Nibble mode Byte mode EPP ECP Negotiation Exercises Modems Introduction 237

4 x PC Interfacing, Communications and Windows Programming 20.2 RS-232 communications Modem standards Modem commands Modem setups Modem indicators Profile viewing Test modes Digital Modulation Typical modems Fax transmission Exercises VB (Introduction) Introduction Event-driven programming Visual Basic files Other terms Main screen Properties window Controls and Event Programming language Entering a program Language reference Exercises VB (Forms) Introduction Setting properties Forms and code Temperature conversion program Quadratic roots program Resistance calculation with slider controls program Exercises VB (Menus) Introduction Menu editor Common dialog control Running an application program Exercises VB (Events) Introduction Program events Exercises VB (Graphics and Timer) Introduction Loading graphics files Colors Drawing Timer Exercises VB (Serial Comms) Introduction Communications control Properties Events Example program Error messages RS-232 polling Exercises Windows 95/98/NT (Introduction) Introduction 344

5 Contents xi 27.2 Architecture Windows registry Device drivers Configuration Manager Virtual Machine Manager (VMM) Multiple file systems Core system components Multitasking and threading Plug-and-play process Windows NT architecture Exercises Windows Registry Introduction Windows 95/98 and the Registry Windows NT and the Registry INF files Exercises Sample INF file Win32 Introduction Introduction Win32s and Windows 3.x Exceptions Win32 Basics Introduction Main program Creating windows Sample application Other Windows support functions Exercises Windows Messaging Introduction Message structure Message functions Messages Exercises Windows Output Introduction Device context Text output Various GDI functions Exercises Drawing and Painting Introduction Colors Painting and Drawing functions Structures Exercises Networking Introduction OSI model Communications standards and the OSI model Standards agencies Network cable types LAN topology Internetworking connections Internet routing protocols Network topologies Exercises 456

6 xii PC Interfacing, Communications and Windows Programming 35 Ethernet Introduction IEEE standards Ethernet media access control (MAC) layer IEEE and Ethernet SNAP OSI and the IEEE standard Ethernet transceivers NIC Standard Ethernet limitations Ethernet types Twisted-pair hubs Mbps Ethernet Switches and switching hubs Comparison of Fast Ethernet Exercises TCP/IP Introduction TCP/IP gateways and hosts Function of the IP protocol Internet datagram ICMP TCP/IP internets Domain name system Internet naming structure Domain name server Bootp protocol Example network IP Ver Transmission control protocol TCP/IP commands Exercises WinSock Programming Introduction Windows Sockets Practical Win32 program Exercises Java (Introduction) Introduction Standalone programs Data types Characters and strings Java operators Selection statements Loops Classes Constructors Method overloading Static methods Constants Package statements Import statements Mathematical operations Arrays Exercises Java (Events and Windows) Introduction Applet tag Creating an applet Applet basics The paint() object 556

7 Contents xiii 39.6 Java events Java 1.0 and Java Initialization and exit methods Mouse events in Java Mouse event handling in Java Mouse selection in Java Keyboard input in Java Keyboard events in Java Buttons and events Action with Java Action Listener in Java Checkboxes Item listener in Java Radio buttons Pop-up menu choices Other pop-up menu options Multiple menus Menu bar List box File dialog Exercises Java (Networking) Introduction HTTP protocol Java networking functions Connecting to a WWW site Socket programming Creating a socket Client/server program Exercises 608 A RS-232/Parallel Port 609 A.1 RS A.2 Parallel port 610 A.3 PC connections 613 A.4 Parallel port connection 613 B ASCII Character Codes 615 C Win C.1 Window classes 618 C.2 WNDCLASS 626 C.3 Messages 627 C.4 Win32 functions 628 D Modem Codes 648 D.1 AT commands 648 D.2 Result codes 651 D.3 S-registers 652 E Quick Reference 656 Index 658

8 xiv PC Interfacing, Communications and Windows Programming

BASIC INTERFACING CONCEPTS

BASIC INTERFACING CONCEPTS Contents i SYLLABUS UNIT - I 8085 ARCHITECTURE Introduction to Microprocessors and Microcontrollers, 8085 Processor Architecture, Internal Operations, Instructions and Timings, Programming the 8085-Introduction

More information

COMPUTER HARDWARE & NETWORK TROUBLESHOOTING

COMPUTER HARDWARE & NETWORK TROUBLESHOOTING COMPUTER HARDWARE & NETWORK TROUBLESHOOTING UNIT 1 1. What is processor? (NOV 2013) 2. Define system clock? (NOV 2013) 3. What are the two types of hardware interrupts (NOV 2010) 4. List the type of switching

More information

Computer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM

Computer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM i SYLLABUS UNIT - 1 CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance, Multiprocessors and Multicomputers, Historical

More information

COMPRESSION TECHNIQUES

COMPRESSION TECHNIQUES Table of Contents Preface xvii INTRODUCTION 1 1.1 Introduction 1 1.2 A little bit of history 1 1.3 Information 8 1.4 Digital versus analogue 9 1.5 Conversion to digital 10 1.6 Sampling theory 11 1.7 Quantization

More information

Computer Architecture CS 355 Busses & I/O System

Computer Architecture CS 355 Busses & I/O System Computer Architecture CS 355 Busses & I/O System Text: Computer Organization & Design, Patterson & Hennessy Chapter 6.5-6.6 Objectives: During this class the student shall learn to: Describe the two basic

More information

Review Questions on Computer Basics

Review Questions on Computer Basics Review Questions on Computer Basics 1. Distinguish between and define (see glossary in Maxfield and Brown s Bebop Bytes Back for the definition of terms not found in Andrews A Guide to Managing and Maintaining

More information

ROYAL INSTITUTE OF INFORMATION & MANAGEMENT

ROYAL INSTITUTE OF INFORMATION & MANAGEMENT ROYAL INSTITUTE OF INFORMATION & MANAGEMENT Computer Hardware Course Contents : A+ Operating System Technologies: Introduction to Computers Types of Software & languages Introduction to Operating System

More information

PPM-TX Pentium SBC with 10/100 Ethernet

PPM-TX Pentium SBC with 10/100 Ethernet PC/104-Plus MODULE FEATURES 166 or 266 MHz Intel Pentium MMX CPU PC/104-Plus-compliant board 32 to 256MB of system SDRAM supported in a 144-pin SODIMM socket Socket for bootable DiskOnChip or BIOS extension

More information

8. I/O Buses and Interfaces

8. I/O Buses and Interfaces 8. I/O Buses and Interfaces Section 7.5 & Chapter & 8 Some Review Remember CPU-memory-I/O architecture CPU-Memory-I/O Architecture Memory CPU I/O module I/O device CPU bus or System bus Bus interface I/O

More information

Handbook of Data Communications and Networks

Handbook of Data Communications and Networks Handbook of Data Communications and Networks Handbook of Data Communications and Networks by Bill Buchanan Napier University '' ~ SPRINGER SCIENCE+BUSINESS MEDIA, LLC Library of Congress Cataloging-in-Publication

More information

Verizon Next Step Program Course Outline. Telecommunications Technology: Verizon

Verizon Next Step Program Course Outline. Telecommunications Technology: Verizon Verizon Next Step Program Course Outline Course Title: DIGITAL ELECTRONICS 2 Curriculum: Telecommunications Technology: Verizon Credit Hours: 4 Contact Hours: 4 Date of Revision: 9/16/03 Valid for F 03,

More information

Introduction CHAPTER 1

Introduction CHAPTER 1 CHAPTER 1 Introduction The ACTI-788 all-in-one single board computer is designed to fit a high performance Celeron based CPU and compatible for high-end computer system application with PCI/ISA bus architecture.

More information

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory) ACADEMIC YEAR PLANNING - F.Y.J.C. (2015-16) F.Y.J.C. COMPUTER SCIENCE (Theory) JULY Number Systems & Binary Arithmetic : Binary number, decimal, octal, hexadecimal numbers, BCD,conversion from one number

More information

Introduction CHAPTER 1

Introduction CHAPTER 1 CHAPTER 1 Introduction The ROBO-667 all-in-one single board computer is designed to fit a high performance Pentium-III based CPU and compatible for high-end computer system with PCI/ISA Bus architecture.

More information

Week 1. Introduction to Microcomputers and Microprocessors, Computer Codes, Programming, and Operating Systems

Week 1. Introduction to Microcomputers and Microprocessors, Computer Codes, Programming, and Operating Systems Week 1 Introduction to Microcomputers and Microprocessors, Computer Codes, Programming, and Operating Systems 2 Introduction to Microcomputers/ Stored Program C 3 Stored Program Concept There are three

More information

FC0-U21 CompTIA Strata IT Fundamentals

FC0-U21 CompTIA Strata IT Fundamentals FC0-U21 CompTIA Strata IT Fundamentals Version 13.8 QUESTION NO: 1 Which of the following is NOT a parallel port mode? A. EPP/ECP B. ECP C. EPS D. EPP QUESTION NO: 2 Which of the following expansion buses

More information

Chapter 2 Computer-System Structure

Chapter 2 Computer-System Structure Contents 1. Introduction 2. Computer-System Structures 3. Operating-System Structures 4. Processes 5. Threads 6. CPU Scheduling 7. Process Synchronization 8. Deadlocks 9. Memory Management 10. Virtual

More information

Exam : FC0-U21. Title : CompTIA Strata IT Fundamentals. Version : DEMO

Exam : FC0-U21. Title : CompTIA Strata IT Fundamentals. Version : DEMO Exam : FC0-U21 Title : CompTIA Strata IT Fundamentals Version : DEMO 1.Which of the following is NOT a parallel port mode? A. EPP/ECP B. ECP C. EPS D. EPP 2.Which of the following expansion buses is used

More information

PART B UNIT II PART A

PART B UNIT II PART A SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (Deemed University) DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUB : Microprocessor/CS201 YEAR/SEM : II/III UNIT I PART - A 1. Differentiate accumulator

More information

I/O Devices. I/O Management Intro. Sample Data Rates. I/O Device Handling. Categories of I/O Devices (by usage)

I/O Devices. I/O Management Intro. Sample Data Rates. I/O Device Handling. Categories of I/O Devices (by usage) I/O Devices I/O Management Intro Chapter 5 There exists a large variety of I/O devices: Many of them with different properties They seem to require different interfaces to manipulate and manage them We

More information

Introduction CHAPTER 1

Introduction CHAPTER 1 CHAPTER 1 Introduction The ACTI-777 all-in-one single board computer is designed to fit a high performance Pentium-III FC-PGA based CPU and compatible for high-end computer system application with PCI/ISA

More information

QUIZ Ch.6. The EAT for a two-level memory is given by:

QUIZ Ch.6. The EAT for a two-level memory is given by: QUIZ Ch.6 The EAT for a two-level memory is given by: EAT = H Access C + (1-H) Access MM. Derive a similar formula for three-level memory: L1, L2 and RAM. Hint: Instead of H, we now have H 1 and H 2. Source:

More information

Exam Questions fc0-u21

Exam Questions fc0-u21 Exam Questions fc0-u21 CompTIA Strata Fundamentals of PC Technology https://www.2passeasy.com/dumps/fc0-u21/ 1.Which of the following is NOT a parallel port mode? A. EPP/ECP B. ECP C. EPS D. EPP 2.Which

More information

TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE KEY FEATURES PERFORMANCE LIST BLOCK DIAGRAM...

TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE KEY FEATURES PERFORMANCE LIST BLOCK DIAGRAM... Table of Contents TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE... 1-1 1.2. KEY FEATURES... 1-1 1.3. PERFORMANCE LIST... 1-3 1.4. BLOCK DIAGRAM... 1-4 1.5. INTRODUCE THE PCI - BUS... 1-5 1.6. FEATURES...

More information

I/O Management Intro. Chapter 5

I/O Management Intro. Chapter 5 I/O Management Intro Chapter 5 1 Learning Outcomes A high-level understanding of the properties of a variety of I/O devices. An understanding of methods of interacting with I/O devices. An appreciation

More information

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I

EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers UNIT-I EC2304-MICROPROCESSOR AND MICROCONROLLERS 2 marks questions and answers 1. Define microprocessors? UNIT-I A semiconductor device(integrated circuit) manufactured by using the LSI technique. It includes

More information

I/O and Device Drivers

I/O and Device Drivers I/O and Device Drivers Minsoo Ryu Real-Time Computing and Communications Lab. Hanyang University msryu@hanyang.ac.kr Topics Covered I/O Components I/O Interface I/O Operations Device Drivers 2 I/O Components

More information

Microprocessor and Microcontroller question bank. 1 Distinguish between microprocessor and microcontroller.

Microprocessor and Microcontroller question bank. 1 Distinguish between microprocessor and microcontroller. Course B.E(EEE) Batch 2015 Semester V Subject code subject Name UAEE503 Microprocessor and Microcontroller question bank UNIT-1 Architecture of a Microprocessor PART-A Marks: 2 1 Distinguish between microprocessor

More information

The ROBO-8710VLA package should cover the following basic items

The ROBO-8710VLA package should cover the following basic items The ROBO-8710VLA all-in-one full size single board computer is designed to fit high performance and scalable Intel Pentium 4/Celeron processors and compatible for high-end industrial computer system with

More information

TD220 System Resources

TD220 System Resources I- 50970232 - TD-220 System Resources Abstract: This document contains system resource information for TD-220 systems. Information: TD220 System Resources September 16, 1997 Document Changes Date Description

More information

Modulo L Series - P100/120/133 L

Modulo L Series - P100/120/133 L Modulo L Series - P/0/ L CHARACTERISTICS Microprocessor Pentium ( MHz - MHz system) Pentium 0 (0 MHz - 0 MHz system) Pentium ( MHz - MHz system) Processor socket ZIF Processor Socket 7 (OverDrive for Socket

More information

EEM336 Microprocessors I. I/O Interface

EEM336 Microprocessors I. I/O Interface EEM336 Microprocessors I I/O Interface Introduction Basic I/O interface Handshaking process Serial and Parallel communication I/O interface examples 2 Chapter Objectives Upon completion of this chapter,

More information

FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER

FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER Components of a personal computer - Summary Computer Case aluminium casing to store all components. Motherboard Central Processor Unit (CPU) Power supply

More information

Technical Information Manual. IntelliStation Z Pro Type Professional Workstation

Technical Information Manual. IntelliStation Z Pro Type Professional Workstation Technical Information Manual IntelliStation Z Pro Type 6899 Professional Workstation Note Before using this information and the product it supports, be sure to read the general information under Appendix

More information

Q. P. Code : b. Draw and explain the block dig of a computer with microprocessor as CPU.

Q. P. Code : b. Draw and explain the block dig of a computer with microprocessor as CPU. Q. P. Code : 08235 (2½ Hours) [Total Marks: 75] N. B.: (1) All questions are compulsory. (2) Make suitable assumptions wherever necessary and state the assumptions made. (3) Answers to the same question

More information

ก ก Information Technology II

ก ก Information Technology II ก ก 202103 Information Technology II ก ก ก ก ก (LAN), ก LAN, ก ก (LAN) ก ก ก LAN ก LAN ก LAN Topology Bus LAN Star LAN Ring LAN Wireless LAN Wireless LAN Wireless ก (LAN) ก ก ก LAN ก LAN WAN ก Random Access

More information

Computer Organization ECE514. Chapter 5 Input/Output (9hrs)

Computer Organization ECE514. Chapter 5 Input/Output (9hrs) Computer Organization ECE514 Chapter 5 Input/Output (9hrs) Learning Outcomes Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge

More information

Operating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester

Operating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester Operating System: Chap13 I/O Systems National Tsing-Hua University 2016, Fall Semester Outline Overview I/O Hardware I/O Methods Kernel I/O Subsystem Performance Application Interface Operating System

More information

Assembly Language for Intel-Based Computers, 4 th Edition. Chapter 2: IA-32 Processor Architecture. Chapter Overview.

Assembly Language for Intel-Based Computers, 4 th Edition. Chapter 2: IA-32 Processor Architecture. Chapter Overview. Assembly Language for Intel-Based Computers, 4 th Edition Kip R. Irvine Chapter 2: IA-32 Processor Architecture Slides prepared by Kip R. Irvine Revision date: 09/25/2002 Chapter corrections (Web) Printing

More information

M.C.A. DEGREE EXAMINATION, DEC First Year. Time : 03 Hours Maximum Marks : 75

M.C.A. DEGREE EXAMINATION, DEC First Year. Time : 03 Hours Maximum Marks : 75 (DMCA 101) M.C.A. DEGREE EXAMINATION, DEC. - 2012 First Year Paper - I : INFORMATION TECHNOLOGY Time : 03 Hours Maximum Marks : 75 Section - A Answer any Three of the following (3 15 = 45) 1) Define the

More information

Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture

Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture 168 420 Computer Architecture Chapter 6 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU

More information

The Lean Plan p. 1. Embedded Systems. The Operating System The Development Environment. Acknowledgments Introduction p. 1.

The Lean Plan p. 1. Embedded Systems. The Operating System The Development Environment. Acknowledgments Introduction p. 1. Preface p. xi The Lean Plan p. xi Embedded Systems p. xii The Hardware p. xiii The Network p. xiii The Operating System p. xiv The Development Environment p. xiv The Software p. xv Acknowledgments p. xv

More information

CS 16: Assembly Language Programming for the IBM PC and Compatibles

CS 16: Assembly Language Programming for the IBM PC and Compatibles CS 16: Assembly Language Programming for the IBM PC and Compatibles Discuss the general concepts Look at IA-32 processor architecture and memory management Dive into 64-bit processors Explore the components

More information

Assembly Language for x86 Processors 7 th Edition. Chapter 2: x86 Processor Architecture

Assembly Language for x86 Processors 7 th Edition. Chapter 2: x86 Processor Architecture Assembly Language for x86 Processors 7 th Edition Kip Irvine Chapter 2: x86 Processor Architecture Slides prepared by the author Revision date: 1/15/2014 (c) Pearson Education, 2015. All rights reserved.

More information

PART - B (Answer all five units, 5 X 10 = 50 Marks)

PART - B (Answer all five units, 5 X 10 = 50 Marks) Code: 13A04507 R13 B.Tech III Year I Semester (R13) Supplementary Examinations June 2017 MICROPROCESSS & INTERFACING (Common to CSE & IT) PART - A (a) Mention the function of the instruction ADD M of 8085

More information

STANDARD I/O INTERFACES

STANDARD I/O INTERFACES STANDARD I/O INTERFACES The processor bus is the bus defied by the signals on the processor chip itself. Devices that require a very high-speed connection to the processor, such as the main memory, may

More information

TECHNOLOGY STREAM: HARDWARE AND NETWORK ENGINEERING KCTS 121 : SYSTEM ADMINISTRATION AND NETWORK FUNDAMENTALS

TECHNOLOGY STREAM: HARDWARE AND NETWORK ENGINEERING KCTS 121 : SYSTEM ADMINISTRATION AND NETWORK FUNDAMENTALS TECHNOLOGY STREAM: HARDWARE AND NETWORK ENGINEERING KCTS 121 : SYSTEM ADMINISTRATION AND NETWORK FUNDAMENTALS Examination Topics Familiarization of PC Components Overview of computer system CPU Input Units

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6BXDS 1.1. PREFACE KEY FEATURES...1-1

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6BXDS 1.1. PREFACE KEY FEATURES...1-1 6BXDS 1. INTRODUCTION TABLE OF CONTENTS 1.1. PREFACE...1-1 1.2. KEY FEATURES...1-1 1.3. PERFORMANCE LIST...1-2 1.4. BLOCK DIAGRAM...1-3 1.5. INTRODUCE THE Pentium II Processor...1-4 1.6. What is AGP?...1-6

More information

BHARATHIDASAN ENGINEERING COLLEGE. III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013)

BHARATHIDASAN ENGINEERING COLLEGE. III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013) BHARATHIDASAN ENGINEERING COLLEGE III Year / V Semester / EEE MICROPROCESSORS AND MICROCONTROLLERS (R-2013) FREQUENTLY ASKED QUESTIONS IN UNIVERSITY EXAMINATION PART A UNIT 1-8085 PROCESSOR 1. Draw the

More information

VMICPCI-7755 Intel Pentium III Processor-Based CompactPCI System Controller SBC with 133 MHz System Bus

VMICPCI-7755 Intel Pentium III Processor-Based CompactPCI System Controller SBC with 133 MHz System Bus Intel Pentium III Processor-Based System Controller SBC with 133 MHz System Bus Single slot Pentium III FC-PGA370 socket processor-based single board computer (SBC) with 133 MHz system bus Up to 512 Mbyte

More information

Chapter 8. A Typical collection of I/O devices. Interrupts. Processor. Cache. Memory I/O bus. I/O controller I/O I/O. Main memory.

Chapter 8. A Typical collection of I/O devices. Interrupts. Processor. Cache. Memory I/O bus. I/O controller I/O I/O. Main memory. Chapter 8 1 A Typical collection of I/O devices Interrupts Cache I/O bus Main memory I/O controller I/O controller I/O controller Disk Disk Graphics output Network 2 1 Interfacing s and Peripherals I/O

More information

SOME ASSEMBLY REQUIRED

SOME ASSEMBLY REQUIRED SOME ASSEMBLY REQUIRED Assembly Language Programming with the AVR Microcontroller TIMOTHY S. MARGUSH CRC Press Taylor & Francis Group CRC Press is an imprint of the Taylor & Francis Croup an Informa business

More information

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In

More information

VMICPCI-7753 Intel Celeron /Pentium III CompactPCI System Controller

VMICPCI-7753 Intel Celeron /Pentium III CompactPCI System Controller Intel Celeron /Pentium III System Controller Single slot system controller, Celeron and Pentium III socket 370 processor-based single board computer (SBC) Up to 192 Mbyte IDE CompactFlash (optional) Four

More information

Chapter 13: I/O Systems

Chapter 13: I/O Systems Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance I/O Hardware Incredible variety of I/O devices Common

More information

Syllabus for Computer Science General Part I

Syllabus for Computer Science General Part I Distribution of Questions: Part I Q1. (Compulsory: 20 marks). Any ten questions to be answered out of fifteen questions, each carrying two marks (Group A 3 questions, Group B, Group C and Group D 4 questions

More information

Input-Output Organization

Input-Output Organization Ted Borys - CSI 404 5/1/2004 Page 11-1 Section 11 Input-Output Organization ASCII Character Set 94 printable characters Upper & lowercase letters 10 numerals Special characters such as $, @, #, % 34 control

More information

SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET

SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET 1 SYLLABUS UNIT - I 8086/8088 ARCHITECTURE AND INSTRUCTION SET Intel 8086/8088 Architecture Segmented Memory, Minimum and Maximum Modes of Operation, Timing Diagram, Addressing Modes, Instruction Set,

More information

INSTITUTE OF ENGINEERING AND MANAGEMENT, KOLKATA Microprocessor

INSTITUTE OF ENGINEERING AND MANAGEMENT, KOLKATA Microprocessor INSTITUTE OF ENGINEERING AND MANAGEMENT, KOLKATA Microprocessor Subject Name: Microprocessor and Microcontroller Year: 3 rd Year Subject Code: CS502 Semester: 5 th Module Day Assignment 1 Microprocessor

More information

www.vidyarthiplus.com www.vidyarthiplus.com www.vidyarthiplus.com www.vidyarthiplus.com www.vidyarthiplus.com Time : Three hours Reg. No. : B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2011 Sixth

More information

MICROPROCESSORS & MICRO CONTROLLER COLLEGE OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK

MICROPROCESSORS & MICRO CONTROLLER COLLEGE OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK KINGS COLLEGE OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING QUESTION BANK SUBJECT CODE: EC1257 SUBJECT NAME: MICROPROCESSOR AND MICROCONTROLLER YEAR : II IT SEM : IV UNIT I THE 8085 MICROPROCESSOR

More information

Module 1. Introduction. Version 2 EE IIT, Kharagpur 1

Module 1. Introduction. Version 2 EE IIT, Kharagpur 1 Module 1 Introduction Version 2 EE IIT, Kharagpur 1 Lesson 3 Embedded Systems Components Part I Version 2 EE IIT, Kharagpur 2 Structural Layout with Example Instructional Objectives After going through

More information

100BASE-TX/10-B REX-CB81U. User Guide. November 1998 First Edition

100BASE-TX/10-B REX-CB81U. User Guide. November 1998 First Edition 100BASE-TX/10-B ASE-TX/10-BASE-T Network CardBus PC Card REX-CB81U User Guide November 1998 First Edition REX-CB81U User Guide CONTENTS FCC Statement 1 1. Introduction 3 1-1. Features 3 1-2. Trademarks

More information

Experiment #0. PC Hardware and Operating Systems

Experiment #0. PC Hardware and Operating Systems Experiment #0 PC Hardware and Operating Systems Objective: The objective of this experiment is to introduce the operating systems and different hardware components of a microcomputer. Equipment: Microcomputer

More information

Assembly Language for Intel-Based Computers, 4 th Edition. Kip R. Irvine. Chapter 2: IA-32 Processor Architecture

Assembly Language for Intel-Based Computers, 4 th Edition. Kip R. Irvine. Chapter 2: IA-32 Processor Architecture Assembly Language for Intel-Based Computers, 4 th Edition Kip R. Irvine Chapter 2: IA-32 Processor Architecture Chapter Overview General Concepts IA-32 Processor Architecture IA-32 Memory Management Components

More information

ROYAL INSTITUTE OF INFORMATION & MANAGEMENT

ROYAL INSTITUTE OF INFORMATION & MANAGEMENT ROYAL INSTITUTE OF INFORMATION & MANAGEMENT BASICS NETWORKING CHAPTER 1 Networking Basics to Networking Advantages of Networking Types of Network 1 Local Area Network (LAN) LAN features Basic LAN components

More information

Interface: Ports. Microprocessor System Design EHB432E Lecture - 6. Interface: Bus. Timing Diagrams. Istanbul Technical University

Interface: Ports. Microprocessor System Design EHB432E Lecture - 6. Interface: Bus. Timing Diagrams. Istanbul Technical University Interface: Ports Microprocessor System Design EHB432E Lecture - 6 Prof. Dr. Müştak E. Yalçın Conducting device on periphery Single wire or set of wires with single function Connects bus to processor or

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION. Table Of Contents 1.1. PREFACE KEY FEATURES...

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION. Table Of Contents 1.1. PREFACE KEY FEATURES... Table Of Contents TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE...1-1 1.2. KEY FEATURES...1-1 1.3. PERFORMANCE LIST...1-2 1.4. BLOCK DIAGRAM...1-3 1.5. INTRODUCE THE Pentium II Processor & AGP...1-4 1.6.

More information

Q1. Describe C.P.U and its subunits with the help of diagram?

Q1. Describe C.P.U and its subunits with the help of diagram? Q1. Describe C.P.U and its subunits with the help of diagram? Ans. C.P.U (CENTRAL PROCESSING UNIT) Book page # 27 The C.P.U is the brain of computer.it controls and supervises all the units. Processing

More information

Table of Contents. Chapter Description Page. 1. PLC Fundamentals Ladder Logic

Table of Contents. Chapter Description Page. 1. PLC Fundamentals Ladder Logic vii Table of Contents Chapter Description Page 1. PLC Fundamentals... 1 1 1.1 Ladder Logic... 1 2 1.1.1 Schematic Drawing... 1 3 1.1.2 Hardwired System... 1 4 1.2 PLC System... 1 5 1.3 Major Components...

More information

MACMILAN MASTER SBUEI

MACMILAN MASTER SBUEI Mastering JavaO MACMILAN MASTER SBUEI Accounting Advanced English Language Advanced Pure Mathematics Arabic Banking Basic Management Biology British Politics Business Administration Business Communication

More information

Preface... xxi Chapter One: Digital Signals and Systems... 1 Chapter Two: Numbering Systems... 17

Preface... xxi Chapter One: Digital Signals and Systems... 1 Chapter Two: Numbering Systems... 17 TABLE OF CONTENTS Preface...xxi Chapter One: Digital Signals and Systems... 1 1.1 Should Software Engineers Worry About Hardware?... 1 1.2 Non-Digital Signals... 3 1.3 Digital Signals... 4 1.4 Conversion

More information

Mastering. Pascal and Delphi Programming

Mastering. Pascal and Delphi Programming Mastering Pascal and Delphi Programming MACMILLAN MASTER SERIES Accounting Advanced English Language Advanced Pure Mathematics Arabic Banking Basic Management Biology British Politics Business Administration

More information

Course Description PC Architecture for Technicians: Level-1 Systems Manufacturing Training and Employee Development Copyright 1996 Intel Corp.

Course Description PC Architecture for Technicians: Level-1 Systems Manufacturing Training and Employee Development Copyright 1996 Intel Corp. PC Architecture for Technicians: Level-1 Systems Manufacturing Training and Employee Development Copyright 1996 Intel Corp. Ch 0 - Page 1 PC Architecture for Technicians : Level-1 1 Introduction Typical

More information

Chapter 1: Introduction to the Personal Computer

Chapter 1: Introduction to the Personal Computer Chapter 1: Introduction to the Personal Computer IT Essentials: PC Hardware and Software v4.0 1 Chapter 1 Objectives 1.1 Explain the IT industry certification 1.2 Describe a computer system 1.3 Identify

More information

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING YEAR : III SEM : VI

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING YEAR : III SEM : VI DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING YEAR : III SEM : VI EE2354- MICROPROCESSORS AND MICROCONTROLLER UNIT I 8085 and 8086 PROCESSOR PART A 1. Define

More information

Organisasi Sistem Komputer

Organisasi Sistem Komputer LOGO Organisasi Sistem Komputer OSK 5 Input Output 1 1 PT. Elektronika FT UNY Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats

More information

VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK V SEMESTER EE6502- MICROPROCESSORS AND MICROCONTROLLERS Regulation 2013

More information

About the Presentations

About the Presentations About the Presentations The presentations cover the objectives found in the opening of each chapter. All chapter objectives are listed in the beginning of each presentation. You may customize the presentations

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION. Table of Contents 1.1. PREFACE KEY FEATHERS...

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION. Table of Contents 1.1. PREFACE KEY FEATHERS... Table of Contents TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE... 1-1 1.2. KEY FEATHERS... 1-1 1.3. PERFORMANCE LIST... 1-2 1.4. BLOCK DIAGRAM... 1-3 1.5. INTRODUCE THE PENTIUM II/ III PROCESSORS...

More information

A+ Core Hardware Service Technician Examination Objectives 2/15/01

A+ Core Hardware Service Technician Examination Objectives 2/15/01 Introduction For A+ Certification, the examinee must pass both this examination and the A+ Operating System Technologies examination. The Core Hardware examination measures essential competencies for a

More information

Computer System Architecture

Computer System Architecture CSC 203 1.5 Computer System Architecture Department of Statistics and Computer Science University of Sri Jayewardenepura Addressing 2 Addressing Subject of specifying where the operands (addresses) are

More information

Computer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2.

Computer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2. BASIC ELEMENTS Simplified view: Processor Slide 1 Computer System Overview Operating Systems Slide 3 Main Memory referred to as real memory or primary memory volatile modules 2004/S2 secondary memory devices

More information

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6BA

TABLE OF CONTENTS 1. INTRODUCTION 2. SPECIFICATION 3. HARDWARE INSTALLATION 6BA 6BA TABLE OF CONTENTS 1. INTRODUCTION 1.1. PREFACE...1-1 1.2. KEY FEATURES...1-1 1.3. PERFORMANCE LIST...1-2 1.4. BLOCK DIAGRAM...1-3 1.5. INTRODUCE THE Pentium II / III Processor...1-4 1.6. What is AGP?...1-5

More information

Computer System Overview

Computer System Overview Computer System Overview Operating Systems 2005/S2 1 What are the objectives of an Operating System? 2 What are the objectives of an Operating System? convenience & abstraction the OS should facilitate

More information

INFORMATION COMUNICATION TECHNOLOGY SKS Lecture Two

INFORMATION COMUNICATION TECHNOLOGY SKS Lecture Two INFORMATION COMUNICATION TECHNOLOGY SKS 1362 Lecture Two Microprocessor CPU: Central Processing Unit Brain of the computer Executes instructions 2 Microprocessor CPU: It has mathematical function Calculates

More information

Computer Maintenance. Unit Subtitle: Motherboards. Copyright Texas Education Agency, All rights reserved. 1

Computer Maintenance. Unit Subtitle: Motherboards. Copyright Texas Education Agency, All rights reserved. 1 Computer Maintenance Unit Subtitle: Motherboards 1 Lesson Objectives Describe the function of the motherboard. Identify the different types of motherboards and their characteristics. Identify the main

More information

Chapter Seven Morgan Kaufmann Publishers

Chapter Seven Morgan Kaufmann Publishers Chapter Seven Memories: Review SRAM: value is stored on a pair of inverting gates very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: value is stored as a charge on capacitor (must be

More information

1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land

1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land 1 2 Basic Computer Ingredients Processor(s) and co-processors RAM main memory ROM initialization/start-up routines Peripherals: keyboard/mouse, display, mass storage, general I/O (printer, network, sound)

More information

QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS

QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai Sivagangai Main Road, Madurai -625 020 QUESTION BANK CS2252 MICROPROCESSOR AND MICROCONTROLLERS UNIT 1 - THE 8085 AND 8086

More information

MICROPROCESSOR Architecture, Programming and Interfacing SUNIL MATHUR. Assistant Professor Maharaja Agrasen Institute of Technology Delhi

MICROPROCESSOR Architecture, Programming and Interfacing SUNIL MATHUR. Assistant Professor Maharaja Agrasen Institute of Technology Delhi MICROPROCESSOR 8086 Architecture, Programming and Interfacing SUNIL MATHUR Assistant Professor Maharaja Agrasen Institute of Technology Delhi New Delhi-110001 2011 MICROPROCESSOR 8086: Architecture, Programming

More information

ECE 485/585 Microprocessor System Design

ECE 485/585 Microprocessor System Design Microprocessor System Design Lecture 3: Polling and Interrupts Programmed I/O and DMA Interrupts Zeshan Chishti Electrical and Computer Engineering Dept Maseeh College of Engineering and Computer Science

More information

EASWARI ENGINEERING COLLEGE DEPARTMENT OF ELECTRONICS AND COMMUNICATION QUESTION BANK - V SEMESTER ECE EC2304 MICROPROCESSORS AND MICROCONTROLLERS UNIT I 1. When the 8086 processor is in minimum mode and

More information

Contents. Foreword...xxi Preface...xxiii Acknowledgments...xxix About the Author...xxx

Contents. Foreword...xxi Preface...xxiii Acknowledgments...xxix About the Author...xxx Contents Foreword...xxi Preface...xxiii Acknowledgments...xxix About the Author...xxx Chapter 1 Introduction...1 Evolution... 2 The GNU Copyleft... 3 Kernel.org... 4 Mailing Lists and Forums... 4 Linux

More information

Computers Are Your Future

Computers Are Your Future Computers Are Your Future 2008 Prentice-Hall, Inc. Computers Are Your Future Chapter 6 Inside the System Unit 2008 Prentice-Hall, Inc. Slide 2 What You Will Learn... Understand how computers represent

More information

Smart Port Card (SPC) William Eatherton Toshiya Aramaki Edward Spitznagel Guru Parulkar Applied Research Lab Washington University in St.

Smart Port Card (SPC) William Eatherton Toshiya Aramaki Edward Spitznagel Guru Parulkar Applied Research Lab Washington University in St. Smart Port Card (SPC) William Eatherton Toshiya Aramaki Edward Spitznagel Guru Parulkar Applied Research Lab William N. Eatherton 1 Design Goals For several Gigabit Switch related projects, a processing

More information

A Smart Port Card Tutorial --- Hardware

A Smart Port Card Tutorial --- Hardware A Smart Port Card Tutorial --- Hardware John DeHart Washington University jdd@arl.wustl.edu http://www.arl.wustl.edu/~jdd 1 References: New Links from Kits References Page Intel Embedded Module: Data Sheet

More information

Digital System Design

Digital System Design Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University i Slide Set: 15 Date: March 30, 2009 Slide

More information

Department of Computer Science and Engineering

Department of Computer Science and Engineering Department of Computer Science and Engineering QUESTION BANK Subcode/Subject : CS1304 Microprocessor & Microcontroller Year/Sem: III / V UNIT I THE 8085 MICROPROCESSOR PART A ( 2Marks) 1. How AD0-AD7 are

More information

User s Manual. MMX Enhanced MediaGX System Board. MMX Enhanced MediaGX System Board

User s Manual. MMX Enhanced MediaGX System Board. MMX Enhanced MediaGX System Board MMX Enhanced MediaGX System Board MMX Enhanced MediaGX System Board Trademarks and / or Registered trademarks are the properties of their respective owners. User s Manual IBM, PC/AT and PC/XT are trademarks

More information