Design and Optimization of Geometry Acceleration for Portable 3D Graphics
|
|
- Mabel Gaines
- 6 years ago
- Views:
Transcription
1 M.S. Thesis Design and Optimization of Geometry Acceleration for Portable 3D Graphics Ju-ho Sohn oratory Department of Electrical Engineering and Computer Science Korea Advanced Institute of Science and Technology MS Thesis 1
2 Outline Introduction Design and Implementation of Bandwidth Equalizer Mobile Graphics Library Proposed 3D Geometry Coprocessor SATINE Conclusion and Further Works MS Thesis 2
3 Outline Introduction Portable 3D Graphics RAMP-IV Multimedia Processor Problem Definitions Performance Requirements of Mobile System Design and Implementation of Bandwidth Equalizer Mobile Graphics Library Proposed 3D Geometry Coprocessor SATINE Conclusion and Further Works MS Thesis 3
4 Introduction Portable 3D Graphics Most attractive application 3D ad., 3D avatar and 3D game.. Most challenging part High computing complexity Hugh Memory Bandwidth Mobile System Memory CPU Accelerator Small screen size Low performance requirements MS Thesis 4
5 Introduction RAMP-IV Portable Multimedia Processor [*] 0.16um pure DRAM process Provide the full 3D graphics pipeline with texture mapping 32b RISC MAC Interface Logic Rendering Accelerator Embedded DRAM Geometry Operations Rendering Operations [*] R.Woo, et al, ISSCC 2003 MS Thesis 5
6 Introduction Problem Definitions Efficient interface logic: Bandwidth Equalizer Efficient graphics library: MobileGL Efficient geometry accelerator: SATINE SW Graphics Library (Geometry Operations) 32b RISC Data Transfer Interface Logic Rendering Accelerator Communication cost MS Thesis 6
7 Introduction Required Performance of Graphics System For mobile device of 320 by 240 screen resolution Frame rate : 15 fps for animation Geometry stage : 144K polygon/sec Rendering stage : 2M pixel/sec Test Scenes 5868 Polygons 6833 Polygons MS Thesis 7
8 Outline Introduction Design and Implementation of Bandwidth Equalizer Requirements Architecture Chip Implementation Performance Mobile Graphics Library Proposed 3D Geometry Coprocessor SATINE Conclusion and Further Works MS Thesis 8
9 Bandwidth Equalizer Requirements Compensate the different datawidth and clock frequency 32bit from RISC 128bit to Rendering Accelerator Low power consumption with reduced communication cost Less than 5 Reduce the CPU cycles for data transfer Increase the memory utilization Dual Port SRAM 32bit RISC 32 bit Interface Controller 128 bit Redering Accelerator Interrupt Hold MS Thesis 9
10 Bandwidth Equalizer Architecture Flow control Dynamic threshold : Reduce the CPU interrupts Adaptive bank utilization : Reduce the power consumption Need more memory Need less memory MS Thesis 10
11 Bandwidth Equalizer Architecture Scratch Pad Memory Increase the memory utilization BEQ Dual Port SRAM Frequently Accessed Data (*) (*) DCT Table in MPEG decoding Cache 32b RISC Rendering Accelerator MS Thesis 11
12 Bandwidth Equalizer Chip Implementation Hynix 0.16 um DRAM process 1KB DP-SRAM 4.5 by 1 (11 by 11 ) (210 ) Flow control 16.7 % Power reduction Avoid CPU interrupts MS Thesis 12
13 Bandwidth Equalizer Performance Geometry Stage Rendering Stage Polygon Rate (K Poly/Sec) Pixel Fill Rate (Pixel/Sec) k 20k 30k 40k 50M 60M 70M Conventional RAMP-IV w/o BEQ O b Zc ^ _ /=/: H RAMP-IV w/ BEQ Improved Communication Cost O b Zc ^ _ /=/;J MS Thesis 13
14 Outline Introduction Design and Implementation of Bandwidth Equalizer Mobile Graphics Library (MobileGL) Definition Simulation Environment Performance Result Implementation Proposed 3D Geometry Coprocessor SATINE Conclusion and Further Works MS Thesis 14
15 Mobile Graphics Library (MobileGL) Definition Graphics library for real time 3D graphics in mobile applications OpenGL Compatible Based on the optimization of graphics system for mobile applications [*] [*] J-H Sohn, et al, ISCAS 2002 MS Thesis 15
16 MobileGL Simulation Environment Target platform: ARM processor platform Graphics Library Performance Result ARM SDT ARM Processor Integer Datapath Cache Floating Point Unit MS Thesis 16
17 MobileGL Target configurations Suitable for mobile system such as PDA Floating vs Fixed point system Floating Point Graphics Library Floating Point Graphics Library Fixed Point Graphics Library Integer Datapath RISC Integer Datapath RISC HW Floating Point Unit Integer Datapath RISC Conventional MS Thesis 17
18 MobileGL Performance result Un-lit polygon O b Zc ^ _ /=/: H Lit Polygon Geometry Stage Polygon Rate (K Poly/Sec) Floating Point w/o FPU Floating Point w/ FPU Fixed Point 10 Times MS Thesis 18
19 MobileGL Implementation Fixed point arithmetic Assembly math library for SQRT/DIV Efficient in ARM architecture Optimized to RAMP-IV Graphics system Geometry: ARM9 + fast MAC = 153K polygon/sec Solve the high computing complexity Rendering: Rendering Accelerator = 66M pixel/sec Solve the huge memory bandwidth requirements MS Thesis 19
20 MobileGL Implementation Available on any ARM platform MS Thesis 20
21 MobileGL Performance Enhancement O b Zc ^ _ /=/: H Geometry Stage Polygon Rate (K Poly/Sec) Conventional RAMP-IV w/o BEQ RAMP-IV w/ BEQ 153 RAMP-IV with MobileGL 10 Times MS Thesis 21
22 Outline Introduction Design and Implementation of Bandwidth Equalizer Mobile Graphics Library Proposed 3D Geometry Coprocessor SATINE Motivation Related Works Architecture Performance Estimation Conclusion and Further Works MS Thesis 22
23 Proposed 3D Geometry Coprocessor Motivation Performance bottleneck in RAMP-IV system Whole system is limited by Geometry Performance Only 4~10% utilization of rendering accelerator can be obtained For high performance with low power consumption SATINE : Tightly coupled geometry coprocessor optimized to 3D operations System Memory ARM RISC Coprocessor interface SATINE Rendering Processor MS Thesis 23
24 SATINE Motivation (cont d) Cycle usages of operations in geometry stage Normalized Clock (3D pipeline) Rendering Stage (0.79) Geometry Stage (0.21) 3D Pipeline Operations pattern 91% Geometry only Normalized Clock (Geometry only) MUL DIV SQRT Clipping Perspective Specular Light Diffuse Light Ambient Light Transformation 5.3% 3.4% MS Thesis 24
25 SATINE Related Works #1 Intel GPP, 2002 #2 Intel Wireless MMX, 2202 RISC SW RISC Co-Proc SIMD SIMD SIMD Unavoidable performance limit Not optimized to 3D operations #3 PowerMBX, 2001 #4 Mitsubishi Z-3D, 2001 BUS Vertex Engine RISC falu Complex hardware cost Not suitable to PDA size #1, #2: #3: #4: MS Thesis 25
26 SATINE Architecture SIMD coprocessor Brings new 53 instructions 4 Way 128 bit integer SIMD datapath Datapath 32x8 32x8 32x8 32x8 Multiplier ALU ALU ALU ALU 32b Shifter MS Thesis 26
27 SATINE Architecture SIMD acceleration for 3D operations (1) Vertex transformation: VMMV instruction x V V.x V.y V.z V.w X x0 x0 x0 x0 X.x X.y X.z X.w Elements of SIMD variable Broadcasting m0 m1 m2 m3 m4 m5 m6 m7 m8 m12 m9 m13 m10 m14 m11 m15 V.x V.y V.z V.w m0 m1 m2 m3 V.x V.x V.x V.x V.x m4 m5 m6 m7 V.y V.y V.y V.y V.y m8 m9 m10 m11 V.z V.z V.z V.z V.z m12 m13 m14 m15 V.w V.w V.w V.w V.w V.x V.y V.z V.w M Multiply cycle M1 M2 M3 M4 A1 A2 A3 A4 M1 M2 M3 M4 A1 A2 A3 A4 A Add cycle M1 M2 M3 M4 A1 A2 A3 A4 M1 M2 M3 M4 A1 A2 A3 A4 MS Thesis 27
28 SATINE Architecture SIMD acceleration for 3D operations (2) Clip operations : TCLIP instruction in out in out in out in out (a) No clip (b) Culled (c) Clipped (d) Clipped Distance MS Thesis 28
29 SATINE Architecture Script Execution and Stream Processor Script Download SATINE Memory Attribute Parameter SATINE Script Memory Input Output Vertex Input Coordination Transformation Normal Transformation Lighting Callculation Vertex Output MS Thesis 29
30 SATINE Architecture Master Request Interface (MRI) C/Assembly function in ARM and SATINE script can be executed with passing the parameters in parallel DIV/SQRT call the script end of script N execute request send result ARM Y MRC return MRC MCR CP1 SSR MQCR MQRR Request Get CP0 SSR: Script Status Register MQCR: Master Request Control Register MQRR: Master Request Result Register VMULL VMAC... VMSTREQ #sqrt VADD... VFINREQ #sqrt... VENDSCR MS Thesis 30
31 SATINE Architecture Multi-Mode Register File bank 0 bank 1 For efficient register use in 3D operations Mat_mode Lit_mode Front cp0_r0 cp0_r1 cp0_r2 cp0_r3 cp0_r4 cp0_r5 cp0_r6 cp0_r7 cp0_r8 cp0_r9 cp0_r10 cp0_r11 cp0_r12 cp0_r13 cp0_r14 cp0_r15 Back cp0_r0 cp0_r1 cp0_r2 cp0_r3 cp0_r4 cp0_r5 cp0_r6 cp0_r7 Front cp0_r0 cp0_r1 cp0_r2 cp0_r3 cp0_r4 cp0_r5 cp0_r6 cp0_r7 cp0_r8 cp0_r9 cp0_r10 cp0_r11 cp0_r12 cp0_r13 cp0_r14 cp0_r15 Back cp0_r0 cp0_r1 cp0_r2 cp0_r3 cp0_r4 cp0_r5 cp0_r6 cp0_r7 MS Thesis 31
32 SATINE Performance Estimation Simulation Environment Graphics Library Performance Result ARM SDT ARM Processor Integer Datapath Cache SATINE Profiler SATINE Instruction Set Simulator MS Thesis 32
33 SATINE Performance Estimation Estimated performance with ARM Times Geometry Stage Polygon Rate (K Poly/Sec) O b Zc ^ _ /=/: H Conventional RAMP-IV w/o BEQ 153 Times RAMP-IV w/ BEQ 153 RAMP-IV with MobileGL 1670 RAMP-IV with SATINE MS Thesis 33
34 SATINE Performance Estimation Estimated Layout Area 1.48 times of ARM9 Estimated Power Consumption MS Thesis 34
35 SATINE Performance Estimation Performance Comparison Geometry Performance (KPolygons/mW) Z-3D MBX SATINE MS Thesis 35
36 Outline Introduction Design and Implementation of Bandwidth Equalizer Mobile Graphics Library Proposed 3D Geometry Coprocessor SATINE Conclusion and Further Works MS Thesis 36
37 Conclusion and Further Works Conclusion Efficient interface block for portable 3D processor was implemented 0.16 um DRAM process 3.5 mw power consumption with reduced communication cost Mobile graphics library was developed by system level simulation for RAMP-IV portable multimedia processor 153K polygon/sec with fixed point arithmetic 3D Geometry coprocessor suitable for mobile applications was proposed 1.67M polygon/sec Further work Hardware implementation of proposed architecture MS Thesis 37
A 50Mvertices/s Graphics Processor with Fixed-Point Programmable Vertex Shader for Mobile Applications
A 50Mvertices/s Graphics Processor with Fixed-Point Programmable Vertex Shader for Mobile Applications Ju-Ho Sohn, Jeong-Ho Woo, Min-Wuk Lee, Hye-Jung Kim, Ramchan Woo, Hoi-Jun Yoo Semiconductor System
More information2D/3D Graphics Accelerator for Mobile Multimedia Applications. Ramchan Woo, Sohn, Seong-Jun Song, Young-Don
RAMP-IV: A Low-Power and High-Performance 2D/3D Graphics Accelerator for Mobile Multimedia Applications Woo, Sungdae Choi, Ju-Ho Sohn, Seong-Jun Song, Young-Don Bae,, and Hoi-Jun Yoo oratory Dept. of EECS,
More informationVertex Shader Design I
The following content is extracted from the paper shown in next page. If any wrong citation or reference missing, please contact ldvan@cs.nctu.edu.tw. I will correct the error asap. This course used only
More informationISSCC 2001 / SESSION 9 / INTEGRATED MULTIMEDIA PROCESSORS / 9.2
ISSCC 2001 / SESSION 9 / INTEGRATED MULTIMEDIA PROCESSORS / 9.2 9.2 A 80/20MHz 160mW Multimedia Processor integrated with Embedded DRAM MPEG-4 Accelerator and 3D Rendering Engine for Mobile Applications
More informationA fixed-point 3D graphics library with energy-efficient efficient cache architecture for mobile multimedia system
MS Thesis A fixed-point 3D graphics library with energy-efficient efficient cache architecture for mobile multimedia system Min-wuk Lee 2004.12.14 Semiconductor System Laboratory Department Electrical
More informationHi Hsiao-Lung Chan, Ph.D. Dept Electrical Engineering Chang Gung University, Taiwan
Processors Hi Hsiao-Lung Chan, Ph.D. Dept Electrical Engineering Chang Gung University, Taiwan chanhl@maili.cgu.edu.twcgu General-purpose p processor Control unit Controllerr Control/ status Datapath ALU
More informationA 120mW Embedded 3D Graphics Rendering Engine with 6Mb Logically Local Frame-Buffer and 3.2GByte/s Run-time Reconfigurable Bus for PDA-Chip
A 120mW Embedded 3D Graphics Rendering Engine with 6Mb Logically Local Frame-Buffer and 3.2GByte/s Run-time Reconfigurable Bus for PDA-Chip Ramchan Woo*, Chi-Weon Yoon, Jeonghoon Kook, Se-Joong Lee, Kangmin
More informationINSTITUTO SUPERIOR TÉCNICO. Architectures for Embedded Computing
UNIVERSIDADE TÉCNICA DE LISBOA INSTITUTO SUPERIOR TÉCNICO Departamento de Engenharia Informática for Embedded Computing MEIC-A, MEIC-T, MERC Lecture Slides Version 3.0 - English Lecture 22 Title: and Extended
More informationA Low Power Multimedia SoC with Fully Programmable 3D Graphics and MPEG4/H.264/JPEG for Mobile Devices
A Low Power Multimedia SoC with Fully Programmable 3D Graphics and MPEG4/H.264/JPEG for Mobile Devices Jeong-Ho Woo, Ju-Ho Sohn, Hyejung Kim, Jongcheol Jeong 1, Euljoo Jeong 1, Suk Joong Lee 1 and Hoi-Jun
More informationByeong-Gyu Nam, Jeabin Lee, Kwanho Kim, Seung Jin Lee, and Hoi-Jun Yoo
A Low-Power Handheld GPU using Logarithmic Arithmetic and Triple DVFS Power Domains Byeong-Gyu Nam, Jeabin Lee, Kwanho Kim, Seung Jin Lee, and Hoi-Jun Yoo Outline Backgrounds Proposed Handheld GPU Low-Power
More informationVector IRAM: A Microprocessor Architecture for Media Processing
IRAM: A Microprocessor Architecture for Media Processing Christoforos E. Kozyrakis kozyraki@cs.berkeley.edu CS252 Graduate Computer Architecture February 10, 2000 Outline Motivation for IRAM technology
More informationAge nda. Intel PXA27x Processor Family: An Applications Processor for Phone and PDA applications
Intel PXA27x Processor Family: An Applications Processor for Phone and PDA applications N.C. Paver PhD Architect Intel Corporation Hot Chips 16 August 2004 Age nda Overview of the Intel PXA27X processor
More informationStructure. Woo-Chan Park, Kil-Whan Lee, Seung-Gi Lee, Moon-Hee Choi, Won-Jong Lee, Cheol-Ho Jeong, Byung-Uck Kim, Woo-Nam Jung,
A High Performance 3D Graphics Rasterizer with Effective Memory Structure Woo-Chan Park, Kil-Whan Lee, Seung-Gi Lee, Moon-Hee Choi, Won-Jong Lee, Cheol-Ho Jeong, Byung-Uck Kim, Woo-Nam Jung, Il-San Kim,
More informationSA-1500: A 300 MHz RISC CPU with Attached Media Processor*
and Bridges Division SA-1500: A 300 MHz RISC CPU with Attached Media Processor* Prashant P. Gandhi, Ph.D. and Bridges Division Computing Enhancement Group Intel Corporation Santa Clara, CA 95052 Prashant.Gandhi@intel.com
More informationGraphics Processing Unit Architecture (GPU Arch)
Graphics Processing Unit Architecture (GPU Arch) With a focus on NVIDIA GeForce 6800 GPU 1 What is a GPU From Wikipedia : A specialized processor efficient at manipulating and displaying computer graphics
More informationImplementation of DSP Algorithms
Implementation of DSP Algorithms Main frame computers Dedicated (application specific) architectures Programmable digital signal processors voice band data modem speech codec 1 PDSP and General-Purpose
More informationStorage I/O Summary. Lecture 16: Multimedia and DSP Architectures
Storage I/O Summary Storage devices Storage I/O Performance Measures» Throughput» Response time I/O Benchmarks» Scaling to track technological change» Throughput with restricted response time is normal
More information0;L$+LJK3HUIRUPDQFH ;3URFHVVRU:LWK,QWHJUDWHG'*UDSKLFV
0;L$+LJK3HUIRUPDQFH ;3URFHVVRU:LWK,QWHJUDWHG'*UDSKLFV Rajeev Jayavant Cyrix Corporation A National Semiconductor Company 8/18/98 1 0;L$UFKLWHFWXUDO)HDWXUHV ¾ Next-generation Cayenne Core Dual-issue pipelined
More informationLecture 25: Board Notes: Threads and GPUs
Lecture 25: Board Notes: Threads and GPUs Announcements: - Reminder: HW 7 due today - Reminder: Submit project idea via (plain text) email by 11/24 Recap: - Slide 4: Lecture 23: Introduction to Parallel
More informationMedia Instructions, Coprocessors, and Hardware Accelerators. Overview
Media Instructions, Coprocessors, and Hardware Accelerators Steven P. Smith SoC Design EE382V Fall 2009 EE382 System-on-Chip Design Coprocessors, etc. SPS-1 University of Texas at Austin Overview SoCs
More informationASSEMBLY LANGUAGE MACHINE ORGANIZATION
ASSEMBLY LANGUAGE MACHINE ORGANIZATION CHAPTER 3 1 Sub-topics The topic will cover: Microprocessor architecture CPU processing methods Pipelining Superscalar RISC Multiprocessing Instruction Cycle Instruction
More informationParallel Computing: Parallel Architectures Jin, Hai
Parallel Computing: Parallel Architectures Jin, Hai School of Computer Science and Technology Huazhong University of Science and Technology Peripherals Computer Central Processing Unit Main Memory Computer
More informationAS THE MOBILE electronics market matures, third-generation
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 7, JULY 2004 1101 A Low-Power 3-D Rendering Engine With Two Texture Units and 29-Mb Embedded DRAM for 3G Multimedia Terminals Ramchan Woo, Student Member,
More informationOptimizing Games for ATI s IMAGEON Aaftab Munshi. 3D Architect ATI Research
Optimizing Games for ATI s IMAGEON 2300 Aaftab Munshi 3D Architect ATI Research A A 3D hardware solution enables publishers to extend brands to mobile devices while remaining close to original vision of
More informationECE 471 Embedded Systems Lecture 2
ECE 471 Embedded Systems Lecture 2 Vince Weaver http://www.eece.maine.edu/~vweaver vincent.weaver@maine.edu 3 September 2015 Announcements HW#1 will be posted today, due next Thursday. I will send out
More informationTutorial on GPU Programming #2. Joong-Youn Lee Supercomputing Center, KISTI
Tutorial on GPU Programming #2 Joong-Youn Lee Supercomputing Center, KISTI Contents Graphics Pipeline Vertex Programming Fragment Programming Introduction to Cg Language Graphics Pipeline The process to
More informationAntonio R. Miele Marco D. Santambrogio
Advanced Topics on Heterogeneous System Architectures GPU Politecnico di Milano Seminar Room A. Alario 18 November, 2015 Antonio R. Miele Marco D. Santambrogio Politecnico di Milano 2 Introduction First
More informationProject 1, 467. (Note: This is not a graphics class. It is ok if your rendering has some flaws, like those gaps in the teapot image above ;-)
Project 1, 467 Purpose: The purpose of this project is to learn everything you need to know for the next 9 weeks about graphics hardware. What: Write a 3D graphics hardware simulator in your language of
More informationAn Evaluation of an Energy Efficient Many-Core SoC with Parallelized Face Detection
An Evaluation of an Energy Efficient Many-Core SoC with Parallelized Face Detection Hiroyuki Usui, Jun Tanabe, Toru Sano, Hui Xu, and Takashi Miyamori Toshiba Corporation, Kawasaki, Japan Copyright 2013,
More informationA SXGA 3D Display Processor with Reduced Rendering Data and Enhanced Precision. Seok-Hoon Kim MVLSI Lab., KAIST
A SXGA 3D Display Processor with Reduced Rendering Data and Enhanced Precision Seok-Hoon Kim MVLSI Lab., KAIST Contents Background Motivation 3D Graphics + 3D Display Previous Works Conventional 3D Image
More informationFeeding the Beast: How to Satiate Your GoForce While Differentiating Your Game
GDC Europe 2005 Feeding the Beast: How to Satiate Your GoForce While Differentiating Your Game Lars M. Bishop NVIDIA Embedded Developer Technology 1 Agenda GoForce 3D capabilities Strengths and weaknesses
More informationComputer Organization and Design, 5th Edition: The Hardware/Software Interface
Computer Organization and Design, 5th Edition: The Hardware/Software Interface 1 Computer Abstractions and Technology 1.1 Introduction 1.2 Eight Great Ideas in Computer Architecture 1.3 Below Your Program
More informationARM Cortex core microcontrollers 3. Cortex-M0, M4, M7
ARM Cortex core microcontrollers 3. Cortex-M0, M4, M7 Scherer Balázs Budapest University of Technology and Economics Department of Measurement and Information Systems BME-MIT 2018 Trends of 32-bit microcontrollers
More information1. Microprocessor Architectures. 1.1 Intel 1.2 Motorola
1. Microprocessor Architectures 1.1 Intel 1.2 Motorola 1.1 Intel The Early Intel Microprocessors The first microprocessor to appear in the market was the Intel 4004, a 4-bit data bus device. This device
More informationThe Bifrost GPU architecture and the ARM Mali-G71 GPU
The Bifrost GPU architecture and the ARM Mali-G71 GPU Jem Davies ARM Fellow and VP of Technology Hot Chips 28 Aug 2016 Introduction to ARM Soft IP ARM licenses Soft IP cores (amongst other things) to our
More informationJim Keller. Digital Equipment Corp. Hudson MA
Jim Keller Digital Equipment Corp. Hudson MA ! Performance - SPECint95 100 50 21264 30 21164 10 1995 1996 1997 1998 1999 2000 2001 CMOS 5 0.5um CMOS 6 0.35um CMOS 7 0.25um "## Continued Performance Leadership
More informationMultimedia in Mobile Phones. Architectures and Trends Lund
Multimedia in Mobile Phones Architectures and Trends Lund 091124 Presentation Henrik Ohlsson Contact: henrik.h.ohlsson@stericsson.com Working with multimedia hardware (graphics and displays) at ST- Ericsson
More information04 - DSP Architecture and Microarchitecture
September 11, 2015 Memory indirect addressing (continued from last lecture) ; Reality check: Data hazards! ; Assembler code v3: repeat 256,endloop load r0,dm1[dm0[ptr0++]] store DM0[ptr1++],r0 endloop:
More informationA Programmable Vertex Shader with Fixed-Point SIMD Datapath for Low Power Wireless Applications
Graphics Hardware (004) T. Akenine-Möller, M. McCool (Editors) A Programmable Shader with ixed-point SIMD Datapath for Low Power Wireless Applications Ju-Ho Sohn Ramchan Woo Hoi-Jun Yoo Semiconductor System
More informationEE382N (20): Computer Architecture - Parallelism and Locality Spring 2015 Lecture 09 GPUs (II) Mattan Erez. The University of Texas at Austin
EE382 (20): Computer Architecture - ism and Locality Spring 2015 Lecture 09 GPUs (II) Mattan Erez The University of Texas at Austin 1 Recap 2 Streaming model 1. Use many slimmed down cores to run in parallel
More informationWire-Frame 3D Graphics Accelerator IP Core. Specification
Wire-Frame 3D Graphics Accelerator IP Core Specification Kenji Ishimaru 1 / 30 Revision History Rev. Date Author Description 1.0 2015/09/30 Kenji Ishimaru First Release 1.1 2016/08/14
More informationUsing Intel Streaming SIMD Extensions for 3D Geometry Processing
Using Intel Streaming SIMD Extensions for 3D Geometry Processing Wan-Chun Ma, Chia-Lin Yang Dept. of Computer Science and Information Engineering National Taiwan University firebird@cmlab.csie.ntu.edu.tw,
More informationComputer System Architecture
CSC 203 1.5 Computer System Architecture Budditha Hettige Department of Statistics and Computer Science University of Sri Jayewardenepura Microprocessors 2011 Budditha Hettige 2 Processor Instructions
More informationAn Ultra High Performance Scalable DSP Family for Multimedia. Hot Chips 17 August 2005 Stanford, CA Erik Machnicki
An Ultra High Performance Scalable DSP Family for Multimedia Hot Chips 17 August 2005 Stanford, CA Erik Machnicki Media Processing Challenges Increasing performance requirements Need for flexibility &
More informationDevelopment of a 3-D Graphics Rendering Engine with Lighting Acceleration for Handheld Multimedia Systems
1020 IEEE Transactions on Consumer Electronics, Vol. 51, No. 3, AUGUST 2005 Development of a 3-D Graphics Rendering Engine with Lighting Acceleration for Handheld Multimedia Systems Byeong-Gyu Nam, Min-wuk
More informationVector Architectures Vs. Superscalar and VLIW for Embedded Media Benchmarks
Vector Architectures Vs. Superscalar and VLIW for Embedded Media Benchmarks Christos Kozyrakis Stanford University David Patterson U.C. Berkeley http://csl.stanford.edu/~christos Motivation Ideal processor
More information! Readings! ! Room-level, on-chip! vs.!
1! 2! Suggested Readings!! Readings!! H&P: Chapter 7 especially 7.1-7.8!! (Over next 2 weeks)!! Introduction to Parallel Computing!! https://computing.llnl.gov/tutorials/parallel_comp/!! POSIX Threads
More informationModule Introduction. Content 15 pages 2 questions. Learning Time 25 minutes
Purpose The intent of this module is to introduce you to the multimedia features and functions of the i.mx31. You will learn about the Imagination PowerVR MBX- Lite hardware core, graphics rendering, video
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationAdvance CPU Design. MMX technology. Computer Architectures. Tien-Fu Chen. National Chung Cheng Univ. ! Basic concepts
Computer Architectures Advance CPU Design Tien-Fu Chen National Chung Cheng Univ. Adv CPU-0 MMX technology! Basic concepts " small native data types " compute-intensive operations " a lot of inherent parallelism
More informationEMBEDDED VERTEX SHADER IN FPGA
EMBEDDED VERTEX SHADER IN FPGA Lars Middendorf, Felix Mühlbauer 1, Georg Umlauf 2, Christophe Bobda 1 1 Self-Organizing Embedded Systems Group, Department of Computer Science University of Kaiserslautern
More informationOptimizing for DirectX Graphics. Richard Huddy European Developer Relations Manager
Optimizing for DirectX Graphics Richard Huddy European Developer Relations Manager Also on today from ATI... Start & End Time: 12:00pm 1:00pm Title: Precomputed Radiance Transfer and Spherical Harmonic
More informationARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
More informationCS8803SC Software and Hardware Cooperative Computing GPGPU. Prof. Hyesoon Kim School of Computer Science Georgia Institute of Technology
CS8803SC Software and Hardware Cooperative Computing GPGPU Prof. Hyesoon Kim School of Computer Science Georgia Institute of Technology Why GPU? A quiet revolution and potential build-up Calculation: 367
More informationCOMP 635: Seminar on Heterogeneous Processors. Lecture 7: ClearSpeed CSX600 Processor.
COMP 635: Seminar on Heterogeneous Processors Lecture 7: ClearSpeed CSX600 Processor www.cs.rice.edu/~vsarkar/comp635 Vivek Sarkar Department of Computer Science Rice University vsarkar@rice.edu October
More informationMicroprocessors vs. DSPs (ESC-223)
Insight, Analysis, and Advice on Signal Processing Technology Microprocessors vs. DSPs (ESC-223) Kenton Williston Berkeley Design Technology, Inc. Berkeley, California USA +1 (510) 665-1600 info@bdti.com
More informationComputer Organization and Design THE HARDWARE/SOFTWARE INTERFACE
T H I R D E D I T I O N R E V I S E D Computer Organization and Design THE HARDWARE/SOFTWARE INTERFACE Contents v Contents Preface C H A P T E R S Computer Abstractions and Technology 2 1.1 Introduction
More informationOptimizing DirectX Graphics. Richard Huddy European Developer Relations Manager
Optimizing DirectX Graphics Richard Huddy European Developer Relations Manager Some early observations Bear in mind that graphics performance problems are both commoner and rarer than you d think The most
More informationSpring 2010 Prof. Hyesoon Kim. AMD presentations from Richard Huddy and Michael Doggett
Spring 2010 Prof. Hyesoon Kim AMD presentations from Richard Huddy and Michael Doggett Radeon 2900 2600 2400 Stream Processors 320 120 40 SIMDs 4 3 2 Pipelines 16 8 4 Texture Units 16 8 4 Render Backens
More informationMemory Systems IRAM. Principle of IRAM
Memory Systems 165 other devices of the module will be in the Standby state (which is the primary state of all RDRAM devices) or another state with low-power consumption. The RDRAM devices provide several
More informationMattan Erez. The University of Texas at Austin
EE382V: Principles in Computer Architecture Parallelism and Locality Fall 2008 Lecture 10 The Graphics Processing Unit Mattan Erez The University of Texas at Austin Outline What is a GPU? Why should we
More informationELE 375 Final Exam Fall, 2000 Prof. Martonosi
ELE 375 Final Exam Fall, 2000 Prof. Martonosi Question Score 1 /10 2 /20 3 /15 4 /15 5 /10 6 /20 7 /20 8 /25 9 /30 10 /30 11 /30 12 /15 13 /10 Total / 250 Please write your answers clearly in the space
More information3-D Accelerator on Chip
3-D Accelerator on Chip Third Prize 3-D Accelerator on Chip Institution: Participants: Instructor: Donga & Pusan University Young-Hee Won, Jin-Sung Park, Woo-Sung Moon Sam-Hak Jin Design Introduction Recently,
More informationDesign and Implementation of High Performance Application Specific Memory
Design and Implementation of High Performance Application Specific Memory - 고성능 Application Specific Memory 의설계와구현 - M.S. Thesis Sungdae Choi Dec. 20th, 2002 Outline Introduction Memory for Mobile 3D Graphics
More informationBifrost - The GPU architecture for next five billion
Bifrost - The GPU architecture for next five billion Hessed Choi Senior FAE / ARM ARM Tech Forum June 28 th, 2016 Vulkan 2 ARM 2016 What is Vulkan? A 3D graphics API for the next twenty years Logical successor
More informationIntroduction to Microprocessor
Introduction to Microprocessor Slide 1 Microprocessor A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device That reads binary instructions from a storage device
More informationEMBEDDED VERTEX SHADER IN FPGA
EMBEDDED VERTEX SHADER IN FPGA Lars Middendorf, Felix Mühlbauer 1, Georg Umlauf 2, Christophe Bobda 1 1 Self-Organizing Embedded Systems Group, Department of Computer Science University of Kaiserslautern
More informationCS 352H Computer Systems Architecture Exam #1 - Prof. Keckler October 11, 2007
CS 352H Computer Systems Architecture Exam #1 - Prof. Keckler October 11, 2007 Name: Solutions (please print) 1-3. 11 points 4. 7 points 5. 7 points 6. 20 points 7. 30 points 8. 25 points Total (105 pts):
More informationRay Tracing. Computer Graphics CMU /15-662, Fall 2016
Ray Tracing Computer Graphics CMU 15-462/15-662, Fall 2016 Primitive-partitioning vs. space-partitioning acceleration structures Primitive partitioning (bounding volume hierarchy): partitions node s primitives
More informationLecture 8: RISC & Parallel Computers. Parallel computers
Lecture 8: RISC & Parallel Computers RISC vs CISC computers Parallel computers Final remarks Zebo Peng, IDA, LiTH 1 Introduction Reduced Instruction Set Computer (RISC) is an important innovation in computer
More informationReview of instruction set architectures
Review of instruction set architectures Outline ISA and Assembly Language RISC vs. CISC Instruction Set Definition (MIPS) 2 ISA and assembly language Assembly language ISA Machine language 3 Assembly language
More informationArchitectures. Michael Doggett Department of Computer Science Lund University 2009 Tomas Akenine-Möller and Michael Doggett 1
Architectures Michael Doggett Department of Computer Science Lund University 2009 Tomas Akenine-Möller and Michael Doggett 1 Overview of today s lecture The idea is to cover some of the existing graphics
More informationSpring 2009 Prof. Hyesoon Kim
Spring 2009 Prof. Hyesoon Kim Application Geometry Rasterizer CPU Each stage cane be also pipelined The slowest of the pipeline stage determines the rendering speed. Frames per second (fps) Executes on
More informationComputer Architecture. Fall Dongkun Shin, SKKU
Computer Architecture Fall 2018 1 Syllabus Instructors: Dongkun Shin Office : Room 85470 E-mail : dongkun@skku.edu Office Hours: Wed. 15:00-17:30 or by appointment Lecture notes nyx.skku.ac.kr Courses
More informationWhiz-Bang Graphics and Media Performance for Java Platform, Micro Edition (JavaME)
Whiz-Bang Graphics and Media Performance for Java Platform, Micro Edition (JavaME) Pavel Petroshenko, Sun Microsystems, Inc. Ashmi Bhanushali, NVIDIA Corporation Jerry Evans, Sun Microsystems, Inc. Nandini
More informationChapter 06: Instruction Pipelining and Parallel Processing. Lesson 14: Example of the Pipelined CISC and RISC Processors
Chapter 06: Instruction Pipelining and Parallel Processing Lesson 14: Example of the Pipelined CISC and RISC Processors 1 Objective To understand pipelines and parallel pipelines in CISC and RISC Processors
More informationSpring 2011 Prof. Hyesoon Kim
Spring 2011 Prof. Hyesoon Kim Application Geometry Rasterizer CPU Each stage cane be also pipelined The slowest of the pipeline stage determines the rendering speed. Frames per second (fps) Executes on
More informationComing to a Pixel Near You: Mobile 3D Graphics on the GoForce WMP. Chris Wynn NVIDIA Corporation
Coming to a Pixel Near You: Mobile 3D Graphics on the GoForce WMP Chris Wynn NVIDIA Corporation What is GoForce 3D? Licensable 3D Core for Mobile Devices Discrete Solutions: GoForce 3D 4500/4800 OpenGL
More informationIBM "Broadway" 512Mb GDDR3 Qimonda
ffl Wii architecture ffl Wii components ffl Cracking Open" the Wii 20 1 CMPE112 Spring 2008 A. Di Blas 112 Spring 2008 CMPE Wii Nintendo ffl Architecture very similar to that of the ffl Fully backwards
More informationIntroduction to Embedded System Processor Architectures
Introduction to Embedded System Processor Architectures Contents crafted by Professor Jari Nurmi Tampere University of Technology Department of Computer Systems Motivation Why Processor Design? Embedded
More informationBuilding scalable 3D applications. Ville Miettinen Hybrid Graphics
Building scalable 3D applications Ville Miettinen Hybrid Graphics What s going to happen... (1/2) Mass market: 3D apps will become a huge success on low-end and mid-tier cell phones Retro-gaming New game
More informationCS130 : Computer Graphics. Tamar Shinar Computer Science & Engineering UC Riverside
CS130 : Computer Graphics Tamar Shinar Computer Science & Engineering UC Riverside Raster Devices and Images Raster Devices Hearn, Baker, Carithers Raster Display Transmissive vs. Emissive Display anode
More informationGPU Computation Strategies & Tricks. Ian Buck NVIDIA
GPU Computation Strategies & Tricks Ian Buck NVIDIA Recent Trends 2 Compute is Cheap parallelism to keep 100s of ALUs per chip busy shading is highly parallel millions of fragments per frame 0.5mm 64-bit
More informationGoForce 3D: Coming to a Pixel Near You
GoForce 3D: Coming to a Pixel Near You CEDEC 2004 NVIDIA Actively Developing Handheld Solutions Exciting and Growing Market Fully Committed to developing World Class graphics products for the mobile Already
More informationComputer Organization + DIGITAL DESIGN
Computer Organization + DIGITAL DESIGN SUKHENDU DAS www.cse.iitm.ac.in/~sdas in/~sdas sdas@iitm.ac.in Computer Level Hierarchy Program Execution Translation: The entire high level program is translated
More informationReal-Time Rendering (Echtzeitgraphik) Michael Wimmer
Real-Time Rendering (Echtzeitgraphik) Michael Wimmer wimmer@cg.tuwien.ac.at Walking down the graphics pipeline Application Geometry Rasterizer What for? Understanding the rendering pipeline is the key
More informationPOWERVR MBX & SGX OpenVG Support and Resources
POWERVR MBX & SGX OpenVG Support and Resources Kristof Beets 3 rd Party Relations Manager - Imagination Technologies kristof.beets@imgtec.com Copyright Khronos Group, 2006 - Page 1 Copyright Khronos Group,
More informationCS427 Multicore Architecture and Parallel Computing
CS427 Multicore Architecture and Parallel Computing Lecture 6 GPU Architecture Li Jiang 2014/10/9 1 GPU Scaling A quiet revolution and potential build-up Calculation: 936 GFLOPS vs. 102 GFLOPS Memory Bandwidth:
More informationOptimizing and Profiling Unity Games for Mobile Platforms. Angelo Theodorou Senior Software Engineer, MPG Gamelab 2014, 25 th -27 th June
Optimizing and Profiling Unity Games for Mobile Platforms Angelo Theodorou Senior Software Engineer, MPG Gamelab 2014, 25 th -27 th June 1 Agenda Introduction ARM and the presenter Preliminary knowledge
More informationLow-power Architecture. By: Jonathan Herbst Scott Duntley
Low-power Architecture By: Jonathan Herbst Scott Duntley Why low power? Has become necessary with new-age demands: o Increasing design complexity o Demands of and for portable equipment Communication Media
More informationUMBC. Rubini and Corbet, Linux Device Drivers, 2nd Edition, O Reilly. Systems Design and Programming
Systems Design and Programming Instructor: Professor Jim Plusquellic Text: Barry B. Brey, The Intel Microprocessors, 8086/8088, 80186/80188, 80286, 80386, 80486, Pentium and Pentium Pro Processor Architecture,
More informationVertex Shader Design II
The following content is extracted from the paper shown in next page. If any wrong citation or reference missing, please contact ldvan@cs.nctu.edu.tw. I will correct the error asap. This course used only
More informationCache Memory and Performance
Cache Memory and Performance Cache Performance 1 Many of the following slides are taken with permission from Complete Powerpoint Lecture Notes for Computer Systems: A Programmer's Perspective (CS:APP)
More informationComputer Architecture. Chapter 2-2. Instructions: Language of the Computer
Computer Architecture Chapter 2-2 Instructions: Language of the Computer 1 Procedures A major program structuring mechanism Calling & returning from a procedure requires a protocol. The protocol is a sequence
More informationChapter 5. Introduction ARM Cortex series
Chapter 5 Introduction ARM Cortex series 5.1 ARM Cortex series variants 5.2 ARM Cortex A series 5.3 ARM Cortex R series 5.4 ARM Cortex M series 5.5 Comparison of Cortex M series with 8/16 bit MCUs 51 5.1
More informationVLSI Signal Processing
VLSI Signal Processing Programmable DSP Architectures Chih-Wei Liu VLSI Signal Processing Lab Department of Electronics Engineering National Chiao Tung University Outline DSP Arithmetic Stream Interface
More informationTEAPOT: A Toolset for Evaluating Performance, Power and Image Quality on Mobile Graphics Systems
International Conference on Supercomputing June 2013 TEAPOT: A Toolset for Evaluating Performance, Power and Image Quality on Mobile Graphics Systems Joan-Manuel Parcerisa Polychronis Xekalakis Computer
More informationA Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on
A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on on-chip Donghyun Kim, Kangmin Lee, Se-joong Lee and Hoi-Jun Yoo Semiconductor System Laboratory, Dept. of EECS, Korea Advanced
More informationCOPROCESSOR APPROACH TO ACCELERATING MULTIMEDIA APPLICATION [CLAUDIO BRUNELLI, JARI NURMI ] Processor Design
COPROCESSOR APPROACH TO ACCELERATING MULTIMEDIA APPLICATION [CLAUDIO BRUNELLI, JARI NURMI ] Processor Design Lecture Objectives Background Need for Accelerator Accelerators and different type of parallelizm
More informationLatches. IT 3123 Hardware and Software Concepts. Registers. The Little Man has Registers. Data Registers. Program Counter
IT 3123 Hardware and Software Concepts Notice: This session is being recorded. CPU and Memory June 11 Copyright 2005 by Bob Brown Latches Can store one bit of data Can be ganged together to store more
More information