Fundamentals of HDL Design
|
|
- Noreen Stanley
- 5 years ago
- Views:
Transcription
1
2 Fundamentals of HDL Design Prelims.indd 1 2/10/2009 7:42:53 PM
3 Fundamentals of HDL Design Cyril Prasanna Raj Assistant Professor & Course Manager (VLSI System Design Center) MS Ramaiah Institute of Advance Studies, Bangalore Sanguine Technical Publishers Bangalore Prelims.indd 3
4 Price: Rs US$ ISBN X X Title: Fundamentals of HDL Design Cyril Prasanna Raj This book contains information obtained from authentic and highly regarded sources. Reprinted material is quoted with permission, and sources are indicated. Reasonable efforts have been made to publish reliable data and information, but the author and the publisher cannot assume responsibility for the validity of all materials or for the consequences of their use. Neither this book nor any part may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, microfilming and recording, or by any information storage or retrieval system, without prior remission in writing from the publishers. The consent of SANGUINE TECHNICAL PUBLISHERS does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific permission must be obtained in writing from SANGUINE for such copying. The export rights of this book are vested solely with the publisher. Direct inquiries: info@sanguineindia.com, or Postal address: #361/A, 4 th Main, Banasawadi Main Road, Ramamurthy Nagar, Bangalore , India. Visit our website at by Sanguine Technical Publishers, Bangalore Published by Lal M Prasad for SANGUINE Production Editor: R.Subramanian Typeset in Times New Roman by Sigma Publishing Services, Chennai Printed in India at Viralam Graphics, Bangalore Prelims.indd 4
5 Dedicated to my wife, mother and my children Prelims.indd 5
6 Prelims.indd 6
7 Acknowledgments The author would like to express his gratitude to Dr. S.R. Shankapal, Director, M.S Ramaiah School of Advanced Studies for providing an opportunity to work in the filed of VLSI System Design. His constant support, encouragement and valuable guidance during every stage and every day of my stay at MSRSAS has not only encouraged me but also has provided me a new experience and platform to take up new challenges in the field of VLSI design. This has motivated me to Endeavour into writing this books. My sincere thanks and acknowledgments to Mr. Lal M Prasad, CEO, Sanguine Technical Publishers and his team members. I take opportunity to express my deepest gratitude and heartfelt wishes to Mr. Lal; it was only his perseverance and encouragement that was instrumental to author this book. I would like to thank the many individuals who have contributed their time and effort to the development of this book. My experience at MSRSAS is purely a blend of my association with my students, their valuable contribution and suggestions in every HDL class of mine was a learning experience. I would like to thank the faculty members who reviewed and contributed in completing this book. I specially would like to thank the faculty members at MSRSAS for their cooperation and support extended particularly 1. Mr. Selva Kumar 2. Mr. Padmanabhan 3. Mr. Vasudeva murthy I express my gratitude to Mr. Suresh, Mr. Subramanian and their team for supporting me for the last two years in getting this book done from my side. And thank Sigma Publishing Service for their wonderful work done to bring out this book in its present form. I also express my deepest gratitude to my HOD, Dr. Govind Kadambi for his valuable support and timely guidance. My sincere thanks to all my students and faculty members at MSRSAS, for their support and timely help. Cyril Prasanna Raj P Prelims.indd 7
8 Prelims.indd 8
9 Preface In order to achieve sophistication in our livelihood, electronic equipments for industrial, commercial, consumer, medical and defense applications are increasingly becoming complex, smaller in size and operate on low power. In today s highly aggressive digital electronics industry, equipment vendors must create products that provide greater speed and functionality using less money, power, and physical area. Demand for newer technologies with additional features supporting flexibility and adaptability to constant change, driven by time to market of new products engineers need to operate with caution and ease the complexity in design and testing. Hardware description languages(hdl) have been widely adapted by digital engineers to design, model and validate complex systems. HDL models for complex systems reduces the design, verification time and also helps in debugging designs at the initial stage. Designs modeled at higher level language such as HDL can be easily converted to its equivalent gate level with the help of power synthesis tools. This process called as synthesis carried out automatically using sophisticated tools further reduces the design time and also reduces the complexity in designing complex gate level schematics manually. The gate level schematics automatically generated with the aid of commercial synthesis tools also optimize the design for number of gates, power and speed. This is one of the greatest advantages of the software tools available, these tools are also very powerful in verification of functionality of the complex designs modeled, and helps in debugging the design. There is a need for writing HDL s efficiently, in a systematic manner to exploit the features of these tools. With the maturity and multiple programming options available of HDL s using them to design complex digital hardware has become the mainstream practice. Knowledge of C programming language helps in better understanding and learning of HDL, however HDL being almost similar to C, there is always a misconception among beginners learning HDL. We need to be aware that HDL is used for modeling design that get converted to gate level schematic, at the same time HDLs are also widely used for verifying the functionality of the design in other words helps in debugging the design at the gate level. This book provides in-dept coverage on the introduction of HDL languages like VHDL and Verilog for beginners. The book covers both basic principles of programming skills for HDL and design and modeling of advanced digital systems using HDL. The modeling of digital systems at gate level, algorithmic level and at architecture level is emphasized with basic examples. Knowledge of basic examples enables to understand the concept of HDLs, which further aids in understanding other benefits of HDL like design of complex systems efficiently, verifying designs using test benches. Mixed level modeling, hierarchical design modeling and Finite State Machine Modeling are discussed with examples. The emphasis of the book is on learning the art of writing Prelims.indd 9
10 efficient HDLs by using proper syntaxes and appropriate statements supported and recommended by HDL users and tools respectively. Students doing their first level of HDL course would find this book more useful, as the focus in this book is not in teaching the syntaxes available, but assist them to use the available syntaxes in modeling complex digital systems efficiently. Multiple case studies and examples have been introduced and discussed to help the student in understanding the concepts to its breadth. Scope: The book focuses primarily on assisting the reader in understanding the basic concepts of VHDL and Verilog language. Multiple examples and case studies are being used for better understanding of the language syntax. The examples incorporated are self explanatory if the syntaxes and digital concepts are known to the reader. This book is recommended for a reader doing his first level of course in HDL. The topics covered and examples discussed help in doing the advanced course in digital design. Exclusive session on synthesis, test benches and mixes level coding is incorporated. Unique features: This book is a hardware design and modeling text. Several unique features distinguish the book: Explains HDL basics with simple design examples Design examples modeled in both Verilog and VHDL clearly helps the reader to differentiate the HDL syntaxes and its merits Design examples modeling carried out using multiple coding styles helps reader to adopt and appreciate the efficiency of HDL Use of toplevel models and conceptual diagrams, helps the reader in understanding the examples in better way Details on coding guidelines explained with examples Test benches for every design model explained gives better understanding and need for testing and verification Contains large number of design examples modeled in Verilog and VHDL Large number of examples included at the end of every chapter Standard exercises at end of every chapter Topics on learning VHDL and Verilog in One Day in the appendix section Discussion on simulating the HDL codes and verifying them using Modelsim simulator Book Organization: The book has seven chapters, systematically organized, beginners are recommended to read from chapter one onwards. A sincere recommendation from the author is that reading the preface and the appendix gives better understanding of HDL at a first glance. Examples discussed in every chapter gives better understanding of the topics covered. Solving exercises provided in every chapter can builds readers confidence level. More detailed descriptions of the chapters are as follows: Prelims.indd 10
11 Introduction This gives a clear understanding of need for HDL, history of HDL and a brief of industry practices on HDL. Chapter 1 Introduces to VHDL and Verilog with basic examples, language constructs, simple syntaxes, literals, basic operators and interfaces. Simulation of HDL using Modelsim is also discussed. Chapter 2 This chapter introduces to data flow descriptions of digital systems using VHDL and Verilog languages. Multiple examples gives a detailed understanding of data flow concepts supported by HDL. Chapter 3 Chapter 3 describes the behavioral modeling or sequential modeling constructs supported by HDL. Modeling combinational and sequential blocks using behavioural modeling is discussed for the same set of examples considered in Chapter 2. Chapter 4 This chapter discusses the structural modeling constructs adopted in HDL. The examples discussed in chapter 2 and chapter 3 are used as simple building blocks and are interconnected to build complex systems, the syntaxes and techniques supported for top level modeling is explained in this chapter with multiple examples. Chapter 5 In order to ease the complexity in design modeling, complex design are divided into hierarchical subblocks and are modeled as functions, procedures that are reusable for any designs, these topics are discussed with examples in this chapter. Chapter 6 Mixed level modeling and test benches are discussed with examples in this chapter. Testbenches for examples discussed in earlier chapters are modeled in this chapter. Number of examples at the end of the chapter gives a detailed and clear understanding of mixed level modeling and Testbenches. Chapter 7 Synthesis issues and efficient coding guidelines for synthesis is discussed in this chapter. Simplistic examples are explained in detail, this enables to understand the major issues to be considered in modeling HDLs for synthesis. Worked out examples at the end gives better understanding of HDL language, examples covered almost covers important digital examples available and discussed in every textbook on HDL. Appendix chapter gives a quick reference of all syntaxes available for HDL, it also discusses on syntaxes that are important and used predominantly in the industry. Summary of syntaxes is also included at the end. Learning VHDL and Verilog in one day is the key highlight of this book, which is included at the end. Prelims.indd 11
12 Audience: The intended audience for this book is students, faculty members and practicing engineers who wish to learn HDL from basics. As the focus is on use of examples to assist the reader to understand the concepts of HDL, the reader should not look out for detailed explanation of HDL syntaxes. Readers should have basic knowledge of any programming language like C and should be aware digital design concepts. No prior experience or knowledge in HDL is needed. Most of the theory and programming examples discussed in this book are based on the knowledge and experience of the author. The information provided in this book is also an extract of discussion provided in the following: Prelims.indd 12
13 Key Features This book intends to meet the requirements of basic course in HDL modeling, this discussions presented in this book targets audience doing their first level course in HDL design. Emphasis on use of multiple examples to explain the concepts of HDL coding in Verilog and VHDL is the main advantage of this book. Readers with no prior knowledge of HDL language, with basic knowledge in digital design and programming skill may appreciate the contents and the concepts discussed in this book. The topics presented and explained using examples are taken from most commonly used digital designs taught in every course curriculum on digital design. Most of the examples are based on sub blocks required to model complex digital designs that are adopted by most of the practicing engineers. Worked out examples at the end of every chapter, exercises problems and discussions presented in the appendix would be more useful to a reader to learn, remember and appreciate the advantages of HDLs for design and modeling. Solution manual for the exercise problems can be downloaded from publisher s web link. Prelims.indd 13
14 Prelims.indd 14
15 Contents Introduction Introduction to HDL 2 History of HDLs 3 Verilog 4 VHDL 4 VHDL 1.1 What Is VHDL? The Requirement Asic Mandate VHDL Levels of Abstraction Scope of VHDL Design Process System-level Verification Benefits of using VHDL Executable Specification Language-features-Terminologies Entity and Architecture Architectural Styles Literals Types Enumeration Types The Verilog Hardware Description Language Modules Gate Types Lexicography Connection Rules Writing to Standard Output VHDL Examples of Basic Logic Gates Use of Model Sim to Simulate A Vhdl Code Comparison of VHDL and Verilog 74 Prelims.indd 15
16 Data Flow Descriptions 2.1 Section 1-A First Example How it Works The Delay Model Other Types Other Operators Operators Attributes User-defined Attributes Usage of Attributes Blocks Data flow Modeling Delays Expressions, Operators, and Operands Operator Types Examples Modeling Combinational Logic in Verilog 120 Sequential Modeling 3.1 Sequential Statements The Process Statement Assignment Signal Assignments in Process Processes with Sensitivity Lists Using Processes for Combinational Logic Using Processes for Registered Logic If-Then-Else Statements Case Statements Loops While Loop Behavioral Modeling Verilog Procedural Assignments Procedural Continuous Assignments Branch Statements The Case Statement Looping Constructs Block Statements Block Types Special Features of Blocks Examples Start and Finish Times Timing Control Worked Example 181 Prelims.indd 16
17 Structual Descriptions 4.1 Introduction Generation of Instances Use of Packages Configurations Generics Packages and Libraries Structural modeling in Verilog Verilog examples for Structural modeling Rise, Fall and Turn-off Delays Delay Example Technology Independent Coding Styles 215 Functions and Procedures 5.1 Functions Operators as Functions Subprogram Overloading Procedures Parameter Types Mapping of Parameters Summary Procedure Tasks and Functions Task Examples Functions Tasks and Task Enabling Task Memory Usage and Concurrent Activation Defining a Function State Machines The State Machine consists of Three Parts 261 Test Benches and Mixed Signal Descriptions 6.1 Mixed Level Descriptions Invoke a VHDL entity from a Verilog Module Invoking a Verilog Module from a VHDL Module Test benches Worked Example 305 Synthesis 7.1 VHDL Synthesis Latch vs Flip-flop 357 Prelims.indd 17
18 7.4 Mapping Statements to Gates VHDL Style Guidelines Verilog Synthesis Methodology Synthesizeable Templates Coding Guidelines State Machine Guidelines Input-Output Buffers 393 Appendix 401 B-1 Verilog Language 505 B B-3 Additional Requirements 514 B-4 What s New in Verilog B-4.2 Verilog in One Day 527 B-5 Abbreviations 537 B-6 Common Errors Encountered 538 B-7 VHDL Syntax with Examples 538 B-7.1 VHDL Constructs 538 B-8 Vhdl in On Day 543 Bibliography 553 Index 555 Prelims.indd 18
19 Introduction In order to achieve sophistication in our livelihood, electronic equipments for industrial, commercial, consumer, medical and defense applications are increasingly becoming complex, smaller in size and operate on low power. In today s highly aggressive digital electronics industry, equipment vendors must create products that provide greater speed and functionality using less money, power, and physical area. Creating or designing a new electronic product is undertaken by multiple groups working in parallel. For example for designing a mobile phone, identifying the marketing and business aspects even before it could be designed is a major task, identifying the shape, size, features, aesthetic view, color combination of the mobile phone is another major challenge. Design and verification of power sources, i.e identifying the type of batteries, battery requirements, power planning is also a one more major task. PCB design and analysis of the mobile system that mounts power supply unit, LCD panels, battery, keypad interface, special function keys, microphone, speakers, camera, antenna, receivers, transmitters and the integrated chip is a major task involved in product design. The IC of mobhile phone consisting of analog and digital processing system needs to be designed and analyzed for its functionality, before it could be physically realized. The major work involved in accomplishing the task of designing an electronic product should be automated this needs the role of computers executing software programs for design and verification of various building block. Use of software s for modeling and verification of designs drastically reduces the design time as it reduces the human error, as well as it executes complex software routines with multiple iterations in a shorter time. The designer has to just monitor the results provided by the software and verify them. The design and analysis of digital system of a mobile phone IC amounts to 40 % of the entire work involved. The digital logic requires millions of transistors to realize the same. In terms of gate complexity it involve few million gates like basic gates, functions like counters, shifters, multiplexers, adders, subtractors, multipliers, memories, control unit, timers and many more. These building blocks need to be arranged in appropriate order to meet the desired functionality and hence they need to be verified. Designing the system arranging the digital blocks and interfacing them together requires more time and experience; this is called as bottom up approach. Instead, if the system is designed using top down approach, the complexity in designing and verifying the system reduces. In top down approach, in order to meet the specifications, or in other words to Introduction.indd 1 2/10/2009 4:39:06 PM
20 2 Fundamentals of HDL Design generate the output from the inputs available based on the specifications, algorithms expressing the relation between input and output is identified and expressed in high level languages or programming languages. These algorithms expressed in high level languages for modeling the algorithms are verified using computers that execute the programs. The results obtained are analyzed and if they are meeting the desired specifications, there is a need to convert these software routines to digital blocks for hardware realization. This process is called as synthesis. Programming languages like C, C ++ etc. are predominantly used for these purpose, as these languages support high level description of algorithms, however there are no compilers available to convert these programs into efficient digital logic blocks, as well as the syntaxes available in these languages are not so flexible for designing digital logic and verifying them, hence there was a need for a language that can be dedicatedly used for modeling and verifying digital logic. Design methodologies and design automation tools play a vital role in addressing the challenges faced by engineers as they attempt to create more complex designs in shorter span of time. The use of high level hardware description languages (HDLs), such as Verilog HDL, and VHDL along with powerful synthesis software is a key ingredient in the success of these methodologies, for these tools allow engineers to specify designs that can be quickly compiled, synthesized, and simulated before ever being physically put on a chip. Furthermore, HDLs provide a higher level of abstraction, freeing designers from tedious implementation details and permitting them to focus their time and energy on the functionality of their designs. Using Verilog or VHDL to describe a design, several iterations can be made to correct mistakes and redesign circuits without severe penalties. This book exposes the student to modeling of digital systems. Explore the use of Verilog HDL and VHDL. Learning HDL is very easy process, before we could learn HDL we need to be well versed with two things. First, we should have sound knowledge in digital design, secondly basics of programming language like C should be known. A very important point to remember most is HDL should not be treated as learning C programming, C Programme is very good for computation, and HDL is only for modeling digital systems. The designers of HDL wanted a language with syntax similar to the C programming language so that it would be familiar to engineers and readily accepted. Hence HDL language syntaxes were developed in the similar lines. However, over the years HDL engineers get misguided with this syntax and start learning the language like C. In this book this very important issue is addressed. This book is prepared for students, staff members, working professionals, those who would like to learn HDL faster and master the same with its features for modeling and verifying digital systems. INTRODUCTION TO HDL In electronics, a hardware description language or HDL is any language from a class of computer languages for formal description of electronic circuits. It can describe the circuit s operation, its design and organization, and tests to verify its operation by means of simulation. Introduction.indd 2 2/10/2009 4:39:07 PM
21 Fundamentals Of HDL Design 50% OFF Publisher : Sanguine Publishers ISBN : Author : Cyril Prasanna Raj Type the URL : Get this ebook
For a long time, programming languages such as FORTRAN, PASCAL, and C Were being used to describe computer programs that were
CHAPTER-2 HARDWARE DESCRIPTION LANGUAGES 2.1 Overview of HDLs : For a long time, programming languages such as FORTRAN, PASCAL, and C Were being used to describe computer programs that were sequential
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationLecture 2 Hardware Description Language (HDL): VHSIC HDL (VHDL)
Lecture 2 Hardware Description Language (HDL): VHSIC HDL (VHDL) Pinit Kumhom VLSI Laboratory Dept. of Electronic and Telecommunication Engineering (KMUTT) Faculty of Engineering King Mongkut s University
More informationDigital Logic Design Lab
Digital Logic Design Lab DEPARTMENT OF ELECTRICAL ENGINEERING LAB BROCHURE DIGITAL LOGIC DESIGN LABORATORY CONTENTS Lab Venue... 3 Lab Objectives & Courses... 3 Lab Description & Experiments... 4 Hardware
More informationINSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING
INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.
More informationMLR Institute of Technology
MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN
More informationAcademic Course Description. VL2001 Digital System Design using Verilog First Semester, (Odd semester)
Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2001 Digital System Design using Verilog First Semester, 2015-16(Odd
More informationFPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1
FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1 Anurag Dwivedi Digital Design : Bottom Up Approach Basic Block - Gates Digital Design : Bottom Up Approach Gates -> Flip Flops Digital
More informationHardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture 01 Introduction Welcome to the course on Hardware
More informationELCT 501: Digital System Design
ELCT 501: Digital System Lecture 4: CAD tools Dr. Mohamed Abd El Ghany, Introduction to CAD Tools The preceding lectures introduced a basic approach for synthesis of logic circuits. A designer could use
More informationEvolution of CAD Tools & Verilog HDL Definition
Evolution of CAD Tools & Verilog HDL Definition K.Sivasankaran Assistant Professor (Senior) VLSI Division School of Electronics Engineering VIT University Outline Evolution of CAD Different CAD Tools for
More informationI 3 I 2. ! Language of logic design " Logic optimization, state, timing, CAD tools
Course Wrap-up Let s Try the Priority Encoder One More Time = =! Priority Encoder Revisited! What (We Hope) You Learned I 3 O 3 I j O j! Design Methodology! I 2 O 2 I O I O Zero Oj Ij Ij CS 5 - Spring
More informationThis content has been downloaded from IOPscience. Please scroll down to see the full text.
This content has been downloaded from IOPscience. Please scroll down to see the full text. Download details: IP Address: 148.251.232.83 This content was downloaded on 22/11/2018 at 08:50 Please note that
More informationDepartment of Technical Education DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING. Fifth Semester. Subject: VHDL Programming
Department of Technical Education DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING Fifth Semester Subject: VHDL Programming Contact Hours/Week : 04 Contact Hours/Semester : 64 CONTENTS No. Of
More informationDesign Progression With VHDL Helps Accelerate The Digital System Designs
Fourth LACCEI International Latin American and Caribbean Conference for Engineering and Technology (LACCET 2006) Breaking Frontiers and Barriers in Engineering: Education, Research and Practice 21-23 June
More informationOverview of Digital Design with Verilog HDL 1
Overview of Digital Design with Verilog HDL 1 1.1 Evolution of Computer-Aided Digital Design Digital circuit design has evolved rapidly over the last 25 years. The earliest digital circuits were designed
More informationSunburst Design - Verilog-2001 Design & Best Coding Practices by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc.
World Class Verilog & SystemVerilog Training Sunburst Design - Verilog-2001 Design & Best Coding Practices by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc. Cliff Cummings
More informationWorld Class Verilog & SystemVerilog Training
World Class Verilog & SystemVerilog Training Sunburst Design - Expert Verilog-2001 FSM, Multi-Clock Design & Verification Techniques by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst
More information1 Design Process HOME CONTENTS INDEX. For further assistance, or call your local support center
1 Design Process VHDL Compiler, a member of the Synopsys HDL Compiler family, translates and optimizes a VHDL description to an internal gate-level equivalent. This representation is then compiled with
More informationContemporary Design. Traditional Hardware Design. Traditional Hardware Design. HDL Based Hardware Design User Inputs. Requirements.
Contemporary Design We have been talking about design process Let s now take next steps into examining in some detail Increasing complexities of contemporary systems Demand the use of increasingly powerful
More informationstructure syntax different levels of abstraction
This and the next lectures are about Verilog HDL, which, together with another language VHDL, are the most popular hardware languages used in industry. Verilog is only a tool; this course is about digital
More informationHere is a list of lecture objectives. They are provided for you to reflect on what you are supposed to learn, rather than an introduction to this
This and the next lectures are about Verilog HDL, which, together with another language VHDL, are the most popular hardware languages used in industry. Verilog is only a tool; this course is about digital
More informationPINE TRAINING ACADEMY
PINE TRAINING ACADEMY Course Module A d d r e s s D - 5 5 7, G o v i n d p u r a m, G h a z i a b a d, U. P., 2 0 1 0 1 3, I n d i a Digital Logic System Design using Gates/Verilog or VHDL and Implementation
More informationTutorial on VHDL and Verilog Applications
Second LACCEI International Latin American and Caribbean Conference for Engineering and Technology (LACCEI 2004) Challenges and Opportunities for Engineering Education, Research and Development 2-4 June
More informationVHDL for Synthesis. Course Description. Course Duration. Goals
VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes
More informationDigital System Design
Digital System Design Analog time varying signals that can take on any value across a continuous range of voltage, current or other metric Digital signals are modeled with two states, 0 or 1 underneath
More information1 Controlling complexity
1 Controlling complexity Technical skill is mastery of complexity while creativity is mastery of simplicity. E. Christopher Zeeman, Catastrophe Theory, 1977 The goal of this text is to teach you how to
More informationVHDL Essentials Simulation & Synthesis
VHDL Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using VHDL standard language. The course
More information101-1 Under-Graduate Project Digital IC Design Flow
101-1 Under-Graduate Project Digital IC Design Flow Speaker: Ming-Chun Hsiao Adviser: Prof. An-Yeu Wu Date: 2012/9/25 ACCESS IC LAB Outline Introduction to Integrated Circuit IC Design Flow Verilog HDL
More informationProgramming with HDLs
Programming with HDLs Paul Chow February 11, 2008 1 Introduction The purpose of this document is to encourage the proper approach or mindset for programming in a hardware description language (HDL), particularly
More informationLecture 1: Introduction Course arrangements Recap of basic digital design concepts EDA tool demonstration
TKT-1426 Digital design for FPGA, 6cp Fall 2011 http://www.tkt.cs.tut.fi/kurssit/1426/ Tampere University of Technology Department of Computer Systems Waqar Hussain Lecture Contents Lecture 1: Introduction
More informationSt.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad
St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of
More informationIntroduction to VHDL. Module #5 Digilent Inc. Course
Introduction to VHDL Module #5 Digilent Inc. Course Background Availability of CAD tools in the early 70 s Picture-based schematic tools Text-based netlist tools Schematic tools dominated CAD through mid-1990
More informationEE 4755 Digital Design Using Hardware Description Languages
EE 4755 Digital Design Using Hardware Description Languages Basic Information URL: http://www.ece.lsu.edu/v Offered by: David M. Koppelman, Room 345 ERAD Building 578-5482. koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel/koppel.html
More informationTwo HDLs used today VHDL. Why VHDL? Introduction to Structured VLSI Design
Two HDLs used today Introduction to Structured VLSI Design VHDL I VHDL and Verilog Syntax and ``appearance'' of the two languages are very different Capabilities and scopes are quite similar Both are industrial
More informationFPGA Implementation of I2C and SPI Protocols using VHDL
FPGA Implementation of I2C and SPI Protocols using VHDL Satish M Ghuse 1, Prof. Surendra K. Waghmare 2 1, 2 Department of ENTC 1, 2 SPPU/G.H.Raisoni College of Engineering and Management, Pune, Maharashtra/Zone,
More informationDigital Design with FPGAs. By Neeraj Kulkarni
Digital Design with FPGAs By Neeraj Kulkarni Some Basic Electronics Basic Elements: Gates: And, Or, Nor, Nand, Xor.. Memory elements: Flip Flops, Registers.. Techniques to design a circuit using basic
More informationCS232 VHDL Lecture. Types
CS232 VHDL Lecture VHSIC Hardware Description Language [VHDL] is a language used to define and describe the behavior of digital circuits. Unlike most other programming languages, VHDL is explicitly parallel.
More informationRevision: August 30, Overview
Module 5: Introduction to VHDL Revision: August 30, 2007 Overview Since the first widespread use of CAD tools in the early 1970 s, circuit designers have used both picture-based schematic tools and text-based
More informationHardware Software Codesign of Embedded Systems
Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System
More informationHIERARCHICAL DESIGN. RTL Hardware Design by P. Chu. Chapter 13 1
HIERARCHICAL DESIGN Chapter 13 1 Outline 1. Introduction 2. Components 3. Generics 4. Configuration 5. Other supporting constructs Chapter 13 2 1. Introduction How to deal with 1M gates or more? Hierarchical
More informationOutline HIERARCHICAL DESIGN. 1. Introduction. Benefits of hierarchical design
Outline HIERARCHICAL DESIGN 1. Introduction 2. Components 3. Generics 4. Configuration 5. Other supporting constructs Chapter 13 1 Chapter 13 2 1. Introduction How to deal with 1M gates or more? Hierarchical
More informationVerilog HDL Ebooks Free
Verilog HDL Ebooks Free Stresses the practical design perspective of Verilog rather than emphasizing only the language aspects. The information presented is fully compliant with the upcoming IEEE 1364
More informationSunburst Design - Comprehensive SystemVerilog Design & Synthesis by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc.
World Class SystemVerilog & UVM Training Sunburst Design - Comprehensive SystemVerilog Design & Synthesis by Recognized Verilog & SystemVerilog Guru, Cliff Cummings of Sunburst Design, Inc. Cliff Cummings
More informationASIC world. Start Specification Design Verification Layout Validation Finish
AMS Verification Agenda ASIC world ASIC Industrial Facts Why Verification? Verification Overview Functional Verification Formal Verification Analog Verification Mixed-Signal Verification DFT Verification
More informationPREFACE. Changes to the SOPC Edition
PREFACE Changes to the SOPC Edition Rapid Prototyping of Digital Systems provides an exciting and challenging laboratory component for undergraduate digital logic and computer design courses using FPGAs
More informationRTL Coding General Concepts
RTL Coding General Concepts Typical Digital System 2 Components of a Digital System Printed circuit board (PCB) Embedded d software microprocessor microcontroller digital signal processor (DSP) ASIC Programmable
More informationPhilip Andrew Simpson. FPGA Design. Best Practices for Team-based Reuse. Second Edition
FPGA Design Philip Andrew Simpson FPGA Design Best Practices for Team-based Reuse Second Edition Philip Andrew Simpson San Jose, CA, USA ISBN 978-3-319-17923-0 DOI 10.1007/978-3-319-17924-7 ISBN 978-3-319-17924-7
More informationEE 4755 Digital Design Using Hardware Description Languages
EE 4755 Digital Design Using Hardware Description Languages Basic Information URL: http://www.ece.lsu.edu/v Offered by: David M. Koppelman, Room 3316R P. F. Taylor Hall 578-5482. koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel/koppel.html
More informationPLC AUTOMATION USING VHDL PROGRAMMING
PLC AUTOMATION USING VHDL PROGRAMMING 1 NIDHI GOPAL, 2 NAVEEN UPADHYAY, 3 KOUSHIK CHAKRABORTY 1 M. Tech Scholar, Department of ECE, Jayoti Vidyapeeth Women s University, Rajasthan, India Email nid0203@gmail.com
More informationRTL HARDWARE DESIGN USING VHDL. Coding for Efficiency, Portability, and Scalability. PONG P. CHU Cleveland State University
~ ~~ ~ ~~ ~ RTL HARDWARE DESIGN USING VHDL Coding for Efficiency, Portability, and Scalability PONG P. CHU Cleveland State University A JOHN WlLEY & SONS, INC., PUBLICATION This Page Intentionally Left
More informationTOPIC : Verilog Synthesis examples. Module 4.3 : Verilog synthesis
TOPIC : Verilog Synthesis examples Module 4.3 : Verilog synthesis Example : 4-bit magnitude comptarator Discuss synthesis of a 4-bit magnitude comparator to understand each step in the synthesis flow.
More informationINDUSTRIAL TRAINING: 6 MONTHS PROGRAM TEVATRON TECHNOLOGIES PVT LTD
6 Month Industrial Internship in VLSI Design & Verification" with Industry Level Projects. CURRICULUM Key features of VLSI-Design + Verification Module: ASIC & FPGA design Methodology Training and Internship
More informationVerilog HDL. A Guide to Digital Design and Synthesis. Samir Palnitkar. SunSoft Press A Prentice Hall Title
Verilog HDL A Guide to Digital Design and Synthesis Samir Palnitkar SunSoft Press A Prentice Hall Title Table of Contents About the Author Foreword Preface Acknowledgments v xxxi xxxiii xxxvii Part 1:
More informationCS2204 DIGITAL LOGIC & STATE MACHINE DESIGN FALL 2005
CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN FALL 2005 AN INTRODUCTION TO DIGITAL SYSTEMS AND THE PPM PROJECT 1. Introduction A digital system consists of digital circuits. It performs sequences of simple
More informationINTRODUCTION TO VHDL. Lecture 5 & 6 Dr. Tayab Din Memon Assistant Professor Department of Electronic Engineering, MUET
INTRODUCTION TO VHDL Lecture 5 & 6 Dr. Tayab Din Memon Assistant Professor Department of Electronic Engineering, MUET VHDL Resources Other Sources manufacturers web pages http://www.xilinx.com http://www.altera.com
More informationVHDL. VHDL History. Why VHDL? Introduction to Structured VLSI Design. Very High Speed Integrated Circuit (VHSIC) Hardware Description Language
VHDL Introduction to Structured VLSI Design VHDL I Very High Speed Integrated Circuit (VHSIC) Hardware Description Language Joachim Rodrigues A Technology Independent, Standard Hardware description Language
More informationDon t expect to be able to write and debug your code during the lab session.
EECS150 Spring 2002 Lab 4 Verilog Simulation Mapping UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Lab 4 Verilog Simulation Mapping
More informationCHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS
Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : BASIC VERILOG HDL Introduction to HDLs, Overview of Digital Design With Verilog HDL, Basic Concepts, Data Types, System Tasks and Compiler
More informationImplementation of Low Power High Speed 32 bit ALU using FPGA
Implementation of Low Power High Speed 32 bit ALU using FPGA J.P. Verma Assistant Professor (Department of Electronics & Communication Engineering) Maaz Arif; Brij Bhushan Choudhary& Nitish Kumar Electronics
More informationAn FPGA Project for use in a Digital Logic Course
Session 3226 An FPGA Project for use in a Digital Logic Course Daniel C. Gray, Thomas D. Wagner United States Military Academy Abstract The Digital Computer Logic Course offered at the United States Military
More informationHW1 Modeling Concepts
HW1 Modeling Concepts Verilog HDL modeling language supports three kinds of modeling styles: gate-level, dataflow, and behavioral. The gate-level and datafow modeling are used to model combinatorial circuits
More informationModular SystemVerilog
SystemVerilog (IEEE 1800 TM ) is a significant new language based on the widely used and industrystandard Verilog hardware description language. The SystemVerilog extensions enhance Verilog in a number
More informationCOE 561 Digital System Design & Synthesis Introduction
1 COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Course Topics Microelectronics Design
More informationBuilding Combinatorial Circuit Using Behavioral Modeling Lab
Building Combinatorial Circuit Using Behavioral Modeling Lab Overview: In this lab you will learn how to model a combinatorial circuit using behavioral modeling style of Verilog HDL. You will model a combinatorial
More informationVerilog. What is Verilog? VHDL vs. Verilog. Hardware description language: Two major languages. Many EDA tools support HDL-based design
Verilog What is Verilog? Hardware description language: Are used to describe digital system in text form Used for modeling, simulation, design Two major languages Verilog (IEEE 1364), latest version is
More informationA Brief Introduction to Verilog Hardware Definition Language (HDL)
www.realdigital.org A Brief Introduction to Verilog Hardware Definition Language (HDL) Forward Verilog is a Hardware Description language (HDL) that is used to define the structure and/or behavior of digital
More informationFundamentals of Digital System Design ECE 3700, CPSC 3700
Fundamentals of Digital System Design ECE 3700, CPSC 3700 Instructor: Priyank Kalla (kalla@ece.utah.edu) 4 Credits Tue, Thu 1:25-1:45pm, WEB 1230 Office Hours: Tue, Thu: 2:30-4pm, or by appointment Office:
More informationEE595. Part VIII Overall Concept on VHDL. EE 595 EDA / ASIC Design Lab
EE595 Part VIII Overall Concept on VHDL VHDL is a Standard Language Standard in the electronic design community. VHDL will virtually guarantee that you will not have to throw away and re-capture design
More information01-1 Electronic Design Automation (EDA) The use of software to automate electronic (digital and analog) design.
01-1 Electronic Design Automation (EDA) 01-1 Electronic Design Automation (EDA): (Short Definition) The use of software to automate electronic (digital and analog) design. Electronic Design Automation
More informationFunctional Programming in Hardware Design
Functional Programming in Hardware Design Tomasz Wegrzanowski Saarland University Tomasz.Wegrzanowski@gmail.com 1 Introduction According to the Moore s law, hardware complexity grows exponentially, doubling
More informationVHDL. Chapter 1 Introduction to VHDL. Course Objectives Affected. Outline
Chapter 1 Introduction to VHDL VHDL VHDL - Flaxer Eli Ch 1-1 Course Objectives Affected Write functionally correct and well-documented VHDL code, intended for either simulation or synthesis, of any combinational
More informationChoosing an Intellectual Property Core
Choosing an Intellectual Property Core MIPS Technologies, Inc. June 2002 One of the most important product development decisions facing SOC designers today is choosing an intellectual property (IP) core.
More informationDIGITAL DESIGN TECHNOLOGY & TECHNIQUES
DIGITAL DESIGN TECHNOLOGY & TECHNIQUES CAD for ASIC Design 1 INTEGRATED CIRCUITS (IC) An integrated circuit (IC) consists complex electronic circuitries and their interconnections. William Shockley et
More informationIntroduction to VHDL Design on Quartus II and DE2 Board
ECP3116 Digital Computer Design Lab Experiment Duration: 3 hours Introduction to VHDL Design on Quartus II and DE2 Board Objective To learn how to create projects using Quartus II, design circuits and
More informationSystemVerilog Essentials Simulation & Synthesis
SystemVerilog Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using SystemVerilog standard
More informationUNIVERSAL VERIFICATION METHODOLOGY BASED VERIFICATION ENVIRONMENT FOR PCIE DATA LINK LAYER
UNIVERSAL VERIFICATION METHODOLOGY BASED VERIFICATION ENVIRONMENT FOR PCIE DATA LINK LAYER Dr.T.C.Thanuja [1], Akshata [2] Professor, Dept. of VLSI Design & Embedded systems, VTU, Belagavi, Karnataka,
More informationPreface. This Book and Simulation Software Bundle Project
Preface This Book and Simulation Software Bundle Project Dear Reader, this book project brings to you a unique study tool for ESD protection solutions used in analog-integrated circuit (IC) design. Quick-start
More informationVerilog Essentials Simulation & Synthesis
Verilog Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using Verilog standard language.
More informationEECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis
EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis Jan 31, 2012 John Wawrzynek Spring 2012 EECS150 - Lec05-verilog_synth Page 1 Outline Quick review of essentials of state elements Finite State
More informationLab 3 Verilog Simulation Mapping
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences 1. Motivation Lab 3 Verilog Simulation Mapping In this lab you will learn how to use
More informationTHE DESIGNER S GUIDE TO VERILOG-AMS
THE DESIGNER S GUIDE TO VERILOG-AMS THE DESIGNER S GUIDE BOOK SERIES Consulting Editor Kenneth S. Kundert Books in the series: The Designer s Guide to Verilog-AMS ISBN: 1-00-80-1 The Designer s Guide to
More information16 BIT IMPLEMENTATION OF ASYNCHRONOUS TWOS COMPLEMENT ARRAY MULTIPLIER USING MODIFIED BAUGH-WOOLEY ALGORITHM AND ARCHITECTURE.
16 BIT IMPLEMENTATION OF ASYNCHRONOUS TWOS COMPLEMENT ARRAY MULTIPLIER USING MODIFIED BAUGH-WOOLEY ALGORITHM AND ARCHITECTURE. AditiPandey* Electronics & Communication,University Institute of Technology,
More informationCREATIVE ASSERTION AND CONSTRAINT METHODS FOR FORMAL DESIGN VERIFICATION
CREATIVE ASSERTION AND CONSTRAINT METHODS FOR FORMAL DESIGN VERIFICATION Joseph Richards SGI, High Performance Systems Development Mountain View, CA richards@sgi.com Abstract The challenges involved in
More informationSystemC Implementation of VLSI Embedded Systems for MEMS. Application
Fourth LACCEI International Latin American and Caribbean Conference for Engineering and Technology (LACCET 2006) Breaking Frontiers and Barriers in Engineering: Education, Research and Practice 21-23 June
More informationHigh School PLTW Digital Electronics Curriculum
Grade 11th - 12th, 1 Credit Elective Course Prerequisites: College Algebra or College Algebra B or Accelerated Algebra II High School PLTW Digital Electronics Curriculum Course Description: This course
More informationHardware Resources in Digital Systems Teaching
Hardware Resources in Digital Systems Teaching Yimin Xie, David Wong and Yinan Kong Department of Physics and Engineering Macquarie University Sydney, NSW 2109, Australia ABSTRACT This paper provides an
More informationRecommended Design Techniques for ECE241 Project Franjo Plavec Department of Electrical and Computer Engineering University of Toronto
Recommed Design Techniques for ECE241 Project Franjo Plavec Department of Electrical and Computer Engineering University of Toronto DISCLAIMER: The information contained in this document does NOT contain
More informationFPGAs: Instant Access
FPGAs: Instant Access Clive"Max"Maxfield AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO % ELSEVIER Newnes is an imprint of Elsevier Newnes Contents
More informationG COURSE PLAN ASSISTANT PROFESSOR Regulation: R13 FACULTY DETAILS: Department::
G COURSE PLAN FACULTY DETAILS: Name of the Faculty:: Designation: Department:: Abhay Kumar ASSOC PROFESSOR CSE COURSE DETAILS Name Of The Programme:: BTech Batch:: 2013 Designation:: ASSOC PROFESSOR Year
More information6 Month Certificate Program in VLSI Design & Verification" with Industry Level Projects. Tevatron Technologies Prívate Limited
6 Month Certificate Program in VLSI Design & Verification" with Industry Level Projects.. : Tevatron Technologies Prívate Limited Embedded! Robotics! IoT! VLSI Design! Projects! Technical Consultancy!
More informationAPPENDIX-A INTRODUCTION TO OrCAD PSPICE
220 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 221 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 1.0 INTRODUCTION Computer aided circuit analysis provides additional information about the circuit performance that
More informationForm 18 Heriot-Watt University Graduate/Postgraduate Course Structure and Course Notes Template (RAY) 2009/2010
Form 18 Heriot-Watt University Graduate/Postgraduate Course Structure and Course Notes Template (RAY) 2009/2010 s / F2V0-ITS Information Technology (Software Engineering) 6. Course Accredited by 7. QAA
More informationVERILOG HDL. (and C) 1 ENGN3213: Digital Systems and Microprocessors L#5-6
VERILOG HDL (and C) 1 ENGN3213: Digital Systems and Microprocessors L#5-6 Some Reference Material The following are suggested reading.. http://engnet.anu.edu.au/decourses/engn3213/documents/verilog/ VerilogIntro.pdf
More informationDesign and Implementation of VLSI 8 Bit Systolic Array Multiplier
Design and Implementation of VLSI 8 Bit Systolic Array Multiplier Khumanthem Devjit Singh, K. Jyothi MTech student (VLSI & ES), GIET, Rajahmundry, AP, India Associate Professor, Dept. of ECE, GIET, Rajahmundry,
More informationEECS150 - Digital Design Lecture 7 - Computer Aided Design (CAD) - Part II (Logic Simulation) Finite State Machine Review
EECS150 - Digital Design Lecture 7 - Computer Aided Design (CAD) - Part II (Logic Simulation) Feb 9, 2010 John Wawrzynek Spring 2010 EECS150 - Lec7-CAD2 Page 1 Finite State Machine Review State Transition
More informationSystemVerilog Assertions in the Design Process 213
SystemVerilog Assertions in the Design Process 213 6.6 RTL Design Assertions, generated during the architectural planning phases, greatly facilitate the writing of the RTL implementation because they help
More informationDESIGN STRATEGIES & TOOLS UTILIZED
CHAPTER 7 DESIGN STRATEGIES & TOOLS UTILIZED 7-1. Field Programmable Gate Array The internal architecture of an FPGA consist of several uncommitted logic blocks in which the design is to be encoded. The
More informationCHAPTER 3 METHODOLOGY. 3.1 Analysis of the Conventional High Speed 8-bits x 8-bits Wallace Tree Multiplier
CHAPTER 3 METHODOLOGY 3.1 Analysis of the Conventional High Speed 8-bits x 8-bits Wallace Tree Multiplier The design analysis starts with the analysis of the elementary algorithm for multiplication by
More informationChapter 2 Basic Logic Circuits and VHDL Description
Chapter 2 Basic Logic Circuits and VHDL Description We cannot solve our problems with the same thinking we used when we created them. ----- Albert Einstein Like a C or C++ programmer don t apply the logic.
More information