Accelerating MIPI Interface Development and Validation
|
|
- Frank Joseph
- 6 years ago
- Views:
Transcription
1 Accelerating MIPI Interface Development and Validation 1
2 Mobile Industry Processor Interface 2
3 The Standard for Mobile 3
4 The Standard for Mobile & Mobile Influenced Industry 4
5 Influenced by Highly Accomplished Ecosystem Automotive Internet Appliances Medical 5
6 Origins: Modular PHY and Protocol Specifications Display (Protocol) Higher Level Protocol Camera (Protocol) Physical Medium RF (Protocol) D-PHY 6
7 Link Rate (Gbps) Flexibility: Variable Data Rate Unlike Other Standards Evolution of Image Sensor Capabilities C-PHY 3 x 2.5 Gsps D-PHY 4 x 4.5 Gbps D-PHY 4 x 2.5 Gbps D-PHY 4 x 1.5 Gbps 10MP 20MP 30MP 40MP 50MP Sensor Resolution Source: MIPI Alliance 7
8 Key Takeaways Modular construction of protocol and physical layers Any rate operation Challenge and Opportunity! 8
9 Rapid PHY Evolution (High Speed Links) Three different high-speed PHYs supporting up to 7 protocols (including non-mipi) M-PHY V0.80 M-PHY V1.00 M-PHY V2.00 D-PHY V1.10 M-PHY V3.00 M-PHY V3.10 D-PHY V1.20 C-PHY V1.00 M-PHY V4.00 D-PHY V2.00 C-PHY V1.10 M-PHY V4.10 D-PHY V2.10 C-PHY V1.20 Chartered D-PHY V0.65 D-PHY V0.90 D-PHY V0.92 D-PHY V
10 Unified Theme: Low Power, Burst-Mode Operation a Preparation for HS Data Start of HS HS Data (Packet Transmission) End of HS HS Data Low Power State (very long duration) Low Power State (very long duration) LP state is included to conserve power Different PHY layers define the transmission states differently 10
11 D-PHY is Source Synchronous CLK DATA D Q LP consists of LVCMOS single-ended signals HS prep. consists of LP11-LP01-LP00 transition followed by differential zero signal Start of HS data is signified by SOT word HS data is source synchronous with CLK End of HS data is signified by constant value followed by LP11 LP is singleended again 11
12 C-PHY is Three-Phase Encoded (Embedded Clock) See Our Pres at LP consists of LVCMOS single-ended signals HS prep. consists of LP111-LP011-LP000 transition followed by constant 3,3,3,.. sequence Start of HS data is signified by SYNC word HS data is threephase specially encoded (no clock) End of HS data is signified by constant 4,4,4 sequence LP is singleended again 12
13 M-PHY is Differential with Embedded Clock D Q DATA CDR LP consists of differential pulse-widthmodulated stream (very slow) HS prep. consists of transition from diff-0 to diff-1 followed by high-frequency SYNC pattern Start of HS data is signified by MK0 word HS data is differential with CDR (no clock lane) End of HS data is signified by MKn word LP is differential low frequency again 13
14 HS Data: Packet Based Transmissions Header Payload Footer Build packet as list of bytes Bytes 0x 24 0x 80 0x 07 0x 03 0x 00 0x 01 0x 02 0x 03 0x 04 0x 05 0x B5 0x C1 a Preparation for HS Data Start of HS HS Data (Packet Transmission) End of HS HS Data Low Power State (very long duration) Low Power State (very long duration) 14
15 Visualizing Transmissions Camera & Display RGB = 0x(00, 00, FF) RGB = 0x(FF, FF, FF) RGB = 0x(FF, 00, 00) 0xFF 0x00 0x00 0xFF 0xFF 0xFF 0x00 0x00 0xFF HEADER CRC 15
16 Visualizing Transmissions Camera & Display (C-PHY) RGB = 0x(00, 00, FF) RGB = 0x(FF, FF, FF) RGB = 0x(FF, 00, 00) 0xFF 0x00 0x00 0xFF 0xFF 0xFF 0x00 0x00 0xFF Always Toggling! HEADER 0x00 0xFF 0x00 0xFF 0x00 0xFF 0x00 0xFF 0xFF 0xFF 0xFF CRC
17 Video Streaming CSI-2 On D-PHY / C-PHY LP11 Stop State D-PHY Held in LP11 During Frame Blanking One Packet for One Line (after FS) One Packet for One Line One Packet for One Line Time 17
18 Key Takeaways Display and camera systems leverage packet-based transmission technology through MIPI standards Signal transmission mechanisms vary slightly at the physical layer, but they always strive for low power dissipation 18
19 A Complete Specifications Framework 19
20 In Other Words Ultra Low Power IoT Always-On Multi-Touch Sensor High Performance ADAS Video Storage RF MIPI 20
21 Practical Realities Display Display ecosystem is heavily invested in MIPI DSI/DSI-2 protocol Pervasive presence of D-PHY 1.1, 1.2 Strong growth in C-PHY 1.1 due to reduction in number of wires Trends: Higher speeds! Scrambling 30 bpp color depth VESA v1.2 compression 21
22 Practical Realities Camera D-PHY protocol is simple, and it is here to stay for image sensors: User-facing camera Medical imaging Infrared Result of the test can be a photo! C-PHY addresses new trends: High performance imaging (SLR quality) Amenable to vision technologies (LRTE, ROI, fast BTA) 22
23 Practical Realities Storage M-PHY protocol complexity limits its use to more advanced interfaces Flash memory High-speed chip to chip or networking Source: Samsung 23
24 Design & Validation Challenges 24
25 Unidirectional Links Unidirectional Link HS DP/DN (Differential) D Q LP DP LP DN LP DP LP DN HS CP/CN (Differential) LP CP LP CN LP CP LP CN 25
26 Feedback Through Software (No Loopback) MIPI Input Port Device Under Test Only HW connection to APU Under Test is through MIPI Pattern Generator 26
27 Feedback Through Software (No Loopback) 4 Pass/Fail Checking Stimulus Design 1 3 Data detection Traffic Generation 2 27
28 Pattern Generator Waveforms Single-Ended LP Waveforms High-Fidelity Differential Waveforms Deterministic Alignment 28
29 HS Signal Calibrated Using Conventional Methods 29
30 Two Categories of Test Requirements Global Timers Test Stress components related to state transitions from Low Power to High Speed Receiver Eye Test Stress components related to the High Speed receiver itself HS-ZERO SoT HS-TRAIL LP11 LP01 LP Inverse of last bit LP11 (0xB8) (0x24) (0xC1) 30
31 Example CTS Test HS-ZERO SoT False Leader False Leader 31
32 Results in Need for Protocol Level Patterns! Input picture file from Windows File System Regardless of test pattern, all frame parameters are configurable Sample photo being transmitted 32
33 While Controlling Analog Parameters Global timing parameters are included in units of UI and nanoseconds. SOT bits need to be configurable dphypattern component shown here as a color bar generator. Frame height & width are included as well as selection of Pixel format (CSI-RGB888 shown) Standard test color bar included by default Regardless of test pattern, all frame parameters need to be configurable 33
34 Signal Calibration Very Similar to Other SerDes Voltage Amplitude Common Voltage Jitter Injection Timing Stress 34
35 Real World Tips When things really need to get done 35
36 Avoid Long Cables LP signals are unterminated Reflections LP to HS transition includes switching termination Charge injection, ringing 36
37 Passive Probes Do not Always Work Well Loading the HS lines means that load seen by Tx is no longer 50 Ohm 37
38 Beware of the Discontinuities 38
39 Beyond Mobile Beyond 1 Lane Beyond 1 Protocol 39
40 Key Takeaways Limit cable lengths Avoid probing with passive signal taps Ensure all-lane testing, but avoid discontinuities 40
41 Design Validation Receiver Characterization Production Test Introspect s Complete Tool Coverage FPGA-based design validation At-speed system-level testing Full-link receiver stress generation Automated receiver conformance At-speed final test on ATE Functional system-level test on ATE 41
42 Learn More! October 27, 3:45pm C-PHY and How it Enables Next Generation Display and Camera Implementations October 31, 11:45 Practical Experiences in MIPI D-PHY & C-PHY Receiver Testing 42
43 Thank You! 43
SV3C DPRX MIPI D-PHY Analyzer. Data Sheet
SV3C DPRX MIPI D-PHY Analyzer Data Sheet Table of Contents Table of Contents Table of Contents... 1 List of Figures... 2 List of Tables... 3 Introduction... 4 Overview... 4 Key Benefits... 4 Applications...
More informationHezi Saar, Sr. Staff Product Marketing Manager Synopsys. Powering Imaging Applications with MIPI CSI-2
Hezi Saar, Sr. Staff Product Marketing Manager Powering Imaging Applications with MIPI CSI-2 Agenda Implementation of MIPI interfaces in mobile applications and beyond Advantages of implementing MIPI camera
More informationU4421A MIPI D-PHY (CSI-2/DSI) Protocol Exerciser and Analyzer. Bring your CSI-2 and DSI-1 designs to market faster with complete confidence
U4421A MIPI D-PHY (CSI-2/DSI) Protocol Exerciser and Analyzer Bring your CSI-2 and DSI-1 designs to market faster with complete confidence Agilent s MIPI Solutions Application Protocol Standard CSI-2 camera
More informationMIPI Alliance Introduction & MIPI Camera Serial Interface Overview
MIPI Alliance Introduction & MIPI Camera Serial Interface Overview Haran Thanigasalam Vice Chair, MIPI Camera Working Group About MIPI Alliance 260 Members (as of 4 May 2015) 45+ specifications and supporting
More informationSV3C DPRX MIPI D-PHY Analyzer. Data Sheet
SV3C DPRX MIPI D-PHY Analyzer Data Sheet Table of Contents Table of Contents Table of Contents... 1 List of Figures... 2 List of Tables... 2 Introduction... 3 Overview... 3 Key Benefits... 3 Applications...
More informationMIPI D-PHY Bandwidth Matrix and Implementation Technical Note
MIPI D-PHY Bandwidth Matrix and Implementation FPGA-TN-02090 Version 1.1 January 2019 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Video Format... 6 2.1. Video Resolution and Pixel Clock...
More informationThe Impact of Higher Data Rate Requirements on MIPI CSI and MIPI DSI Designs. Brian Daellenbach - Northwest Logic Ashraf Takla - Mixel
The Impact of Higher Data Rate Requirements on MIPI CSI and MIPI DSI Designs Brian Daellenbach - Northwest Logic Ashraf Takla - Mixel Overview The trend towards higher resolution, pixel depth and frame
More informationMIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET
The InterOperability Laboratory MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI D-PHY Reference Termination
More informationUG0850 User Guide PolarFire FPGA Video Solution
UG0850 User Guide PolarFire FPGA Video Solution Microsemi Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136
More informationMIPI D-PHY Bandwidth Matrix Table User Guide
FPGA-UG-02041 Version 1.1 May 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Video Format... 6 2.1. Video Resolution and Pixel Clock... 7 2.2. Color Depth... 8 3. MIPI CSI-2/DSI Interfaces...
More informationRaj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY
Raj Kumar Nagpal, R&D Manager Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Agenda Design motivation MIPI D-PHY evolution Summary of MIPI D-PHY specification MIPI channel evolution
More informationAdvantages of MIPI Interfaces in IoT Applications
Advantages of MIPI Interfaces in IoT Applications IoT DevCon Conference Hezi Saar April 27, 2017 Abstract In addition to sensors, high-resolution cameras are key enablers of IoT devices. The challenge
More informationSolving MIPI D-PHY Receiver Test Challenges
Stefan Walther and Yu Hu Verigy stefan.walther@verigy.com yu.hu@verigy.com Abstract MIPI stands for the Mobile Industry Processor Interface, which provides a flexible, low-cost, high-speed interface solution
More informationEnabling MIPI Physical Layer Test
Enabling MIPI Physical Layer Test High Speed Test and Characterization High Speed Digital Test The Explosion of Functions within Mobile Devices Multiple RF functions GPS Bluetooth WCDMA GSM WLAN FM Multiple
More informationAN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs
AN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents AN 754: MIPI D-PHY Solution with Passive
More informationMIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET
The InterOperability Laboratory MIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI C-PHY Reference Termination
More informationDPhy Decoder MIPI 1.5Gb/s Protocol Decoder Hardware DataSheet & User Manual. March Rev 1.0
DPhy Decoder MIPI 1.5Gb/s Protocol Decoder Hardware DataSheet & User Manual March 2013 - Rev 1.0 1 MIPI DPhy Decoder 1.0 General: The MIPI DPhy Decoder (DPhyDkd) is the hardware probe that supports protocol
More informationMIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA
2015.12.23 MIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA AN-754 Subscribe Introduction to MIPI D-PHY The Mobile Industry Processor Interface (MIPI) is an industry consortium
More informationKeysight M8085A MIPI D-PHY Editor. User Guide
Keysight M8085A MIPI D-PHY Editor User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation
More informationHigh-speed I/O test: The ATE paradigm must change
High-speed I/O test: The ATE paradigm must change 2005 VLSI Test Symposium Session 4C Burnie West May 2005 Outline The brave new world Test methodology PHY testing Functional testing ATE specifications
More informationDPhy Preprocessor MIPI 1.5Gb/s Protocol Analyzer Hardware DataSheet & User Manual. February Rev 1.2
DPhy Preprocessor MIPI 1.5Gb/s Protocol Analyzer Hardware DataSheet & User Manual February 2012 - Rev 1.2 1 MIPI DPhy Preprocessor 1.0 General: The MIPI DPhy Preprocessor (DPhyPre) is the hardware probe
More informationDPhy v1.2 Decoder MIPI 2.5Gb/s Protocol Decoder Hardware DataSheet & User Manual. June Rev 1.0
DPhy v1.2 Decoder MIPI 2.5Gb/s Protocol Decoder Hardware DataSheet & User Manual June 2015 - Rev 1.0 1 MIPI DPhy Decoder 1.0 General: The MIPI DPhy v1.2 Decoder (DPhyDkd) is the hardware probe that supports
More informationOvercoming Inter-Symbol Interference with MIPI PHYs using Training Sequences
Manoj Sharma Tanikella, Sr. R&D Engineer) Amitkumar Shrichand Gound, Sr. R&D Engineer) Overcoming Inter-Symbol Interference with MIPI PHYs using Training Sequences Agenda Training sequence requirements
More informationParallel to MIPI CSI-2 TX Bridge
January 2015 Reference Design RD1183 Introduction The Mobile Industry Processor Interface (MIPI) has become a specification standard for interfacing components in consumer mobile devices. The MIPI Camera
More informationUNH-IOL MIPI Alliance Test Program
DSI Receiver Protocol Conformance Test Report UNH-IOL 121 Technology Drive, Suite 2 Durham, NH 03824 +1-603-862-0090 mipilab@iol.unh.edu +1-603-862-0701 Engineer Name engineer@company.com Panel Company
More informationProtocol Insight Falcon G300/G400 Series. UFS/UniPro Exerciser/Analyzer with Trace Validation
Protocol Insight Falcon G300/G400 Series UFS/UniPro Exerciser/Analyzer with Trace Validation Figure 1: Analyzer debugging a PACP_SET command using Event window and Traffic Overview The Falcon G300/G400
More informationDriving 4K High-Resolution Embedded Displays in New Applications with MIPI DSI and VESA DSC (Synopsys & Arm)
Hezi Saar, Sr. Staff Product Marketing Manager Synopsys Driving 4K High-Resolution Embedded Displays in New Applications with MIPI DSI and VESA DSC () Agenda Rising demand for high resolution displays
More informationKeysight M8085A MIPI D-PHY Receiver Test Software
Keysight M8085A MIPI D-PHY Receiver Test Software Calibration, Conformance and Characterization Procedures User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any
More informationQPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004
Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationUNH-IOL MIPI Alliance Test Program
CSI-2 Receiver Protocol Conformance Test Report UNH-IOL 121 Technology Drive, Suite 2 Durham, NH 03824 +1-603-862-0090 mipilab@iol.unh.edu +1-603-862-0701 Engineer Name engineer@company.com Host Company
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationPrem Arora Microsemi Corporation. Multiple MIPI CSI-2 SM Camera Solution Using FPGAs
Prem Arora Microsemi Corporation Multiple MIPI SM Camera Solution Using FPGAs Agenda History & adoption of MIPI image sensors FPGAs in Imaging/Video applications Applications for multiple MIPI image sensors
More informationTotal IP Solution for Mobile Storage UFS & NAND Controllers
Total IP Solution for Mobile Storage UFS & NAND Controllers Yuping Chung Arasan Chip Systems San Jose, CA Mobile Forum Taiwan & Korea 2012 Fast Growing NAND Storage Markets GB(M) 15 10 5 Mobile SSD Tablet
More informationA HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing
A HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing Second International Workshop on HyperTransport Research and Application (WHTRA 2011) University of Heidelberg Computer
More informationMIPI D-PHY to CMOS Interface Bridge Soft IP
Supporting MIPI CSI-2 and MIPI DSI for Image Sensors and Displays FPGA-IPUG-02004 Version 1.3 January 2017 Contents 1. Introduction... 4 1.1. Quick Facts... 5 1.2. Features... 5 1.3. Conventions... 5 1.3.1.
More informationAvnu Alliance Introduction
Avnu Alliance Introduction Announcing a Liaison between Edge Computing Consortium and Avnu Alliance + What is Avnu Alliance? Creating a certified ecosystem to bring precise timing, reliability and compatibility
More informationDual Mode MIPI C-PHY SM /D-PHY SM Use in VR Display IC
Ahmed Ella Mixel Inc. Jeffrey Lukanc Dual Mode MIPI C-PHY SM /D-PHY SM Use in VR Display IC Outline GPU to Pixel VR Display System Mixel C-PHY SM /D-PHY SM IP in VXR7200 Summary 2018 MIPI Alliance, Inc.
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationDesignWare IP for IoT SoC Designs
DesignWare IP for IoT SoC Designs The Internet of Things (IoT) is connecting billions of intelligent things at our fingertips. The ability to sense countless amounts of information that communicates to
More informationSerial RapidIO Gen2 Protocol Analyzer
Serial RapidIO Gen2 Protocol Analyzer Serial RapidIO Protocol Analyzer & Pattern Injector Supports Serial RapidIO Gen2 or Gen 1 Descrambling & scrambling supported Tight integration and easy setup with
More informationMixel s MIPI PHY IP Solution
Mixel s MIPI PHY IP Solution Ashraf Takla Mixel, Inc. Member-to-Member Presentations March 9, 2011 1 Legal Disclaimer The material contained herein is not a license, either expressly or impliedly, to any
More informationProtocol Insight UniPro Test Executive
Protocol Insight UniPro Test Executive Conformance Test and MIPI Alliance Product Registry Program Methods of Implementation The Protocol Insight UNI16COMP Test Executive provides complete protocol debug
More informationSerialLite III Streaming IP Core Design Example User Guide for Intel Arria 10 Devices
IP Core Design Example User Guide for Intel Arria 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Quick Start
More informationVIDEO BRIDGING SOLUTION PROMISES NEW LEVEL OF DESIGN FLEXIBILITY AND INNOVATION
VIDEO BRIDGING SOLUTION PROMISES NEW LEVEL OF DESIGN FLEXIBILITY AND INNOVATION May 2016 Lattice Semiconductor 111 5 th Ave., Suite 700 Portland, Oregon 97204 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationKeysight Technologies M8085A MIPI Receiver Test Solutions. Data Sheet Version 2.0
Keysight Technologies M8085A MIPI Receiver Test Solutions Data Sheet Version 2.0 Introduction The M8085A is a software plug-in for M8070A Bit Error Ratio Test system software within the M8000 series of
More informationU4431 MIPI M-PHY Protocol Analyzer. User Guide
U4431 MIPI M-PHY Protocol Analyzer User Guide Notices Agilent Technologies, Inc. 2014 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or
More informationTechnical Article MS-2442
Technical Article MS-2442. JESD204B vs. Serial LVDS Interface Considerations for Wideband Data Converter Applications by George Diniz, Product Line Manager, Analog Devices, Inc. Some key end-system applications
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationMIPI Input Video Capture /Conversion Board [SVM-MIPI] Hardware Specification
MIPI Input Video Capture /Conversion Board [SVM-MIPI] Hardware Specification Rev. NetVision Co., Ltd. Update History Revision Date Note 2018/04/24 New File(Equivalent to Japanese version 2.4) i Index 1.
More informationMIPI CSI-2 Receiver Decoder for PolarFire
UG0806 User Guide MIPI CSI-2 Receiver Decoder for PolarFire June 2018 Contents 1 Revision History... 1 1.1 Revision 1.1... 1 1.2 Revision 1.0... 1 2 Introduction... 2 3 Hardware Implementation... 3 3.1
More informationEfficient Verification of Mixed-Signal SerDes IP Using UVM
Efficient Verification of Mixed-Signal SerDes IP Using UVM Varun R, Senior Design Engineer, Cadence Vinayak Hegde, Design Engineering Manager, Cadence IP are an integral part of systems-on-chips (SoC)
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More information1:2 and 1:1 MIPI DSI Display Interface Bridge Soft IP User Guide
1:2 and 1:1 MIPI DSI Display Interface Bridge Soft IP FPGA-IPUG-02001 Version 1.2 November 2016 Contents 1. Introduction... 4 1.1. Quick Facts... 4 1.2. Features... 4 1.3. Conventions... 5 1.3.1. Nomenclature...
More informationSerialLite III Streaming IP Core Design Example User Guide for Intel Stratix 10 Devices
SerialLite III Streaming IP Core Design Example User Guide for Intel Stratix 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Stratix 10 ES Editions Subscribe Send Feedback Latest document
More informationPrasanna Krishnaswamy Intel Platform Architect. Imaging Systems Design for Mixed Reality Scenarios
Prasanna Krishnaswamy Platform Architect Imaging Systems Design for Mixed Reality Scenarios Agenda Mixed Reality (MR) Introduction Key Use Cases MR System Design Overview Imaging Sensors for MR Use Case
More informationRK3128 Technical Reference Manual Rev 1.0. Chapter 45 MIPI Controller Overview Block Diagram
Chapter 45 MIPI Controller 45.1 Overview The Display Serial Interface (DSI) is part of a group of communication protocols defined by the MIPI Alliance. The MIPI Controller is a digital core that implements
More informationMIPI CSI-2 Receiver Subsystem v2.2
MIPI CSI-2 Receiver Subsystem v2.2 Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Sub-Core Details................................................................... 6
More informationPCI Express 4.0 Test Solution
PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully
More informationAgilent U4421A MIPI D-PHY Protocol Exerciser/Analyzer
Agilent U4421A MIPI D-PHY Protocol Exerciser/Analyzer Bring your CSI-2 and DSI-1 designs to market faster with complete confidence Data Sheet The MIPI D-PHY Analyzer Two instruments in one (available with
More informationMIPI CSI2-to-CMOS Parallel Sensor Bridge
MIPI CSI2-to-CMOS April 2014 Introduction Reference Design RD1146 The majority of image sensors in the consumer market use the MIPI CSI2 interface. The Mobile Industry Processor Interface (MIPI) has become
More informationPCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
More informationAdvances in Storage Connectivity ATTO Ultra320 SCSI The Next Generation A Technical Brief
Advances in Storage Connectivity ATTO Ultra320 SCSI The Next Generation A Technical Brief Introduction: Ultra320 SCSI represents the 7 th generation of SCSI technology, an I/O interface that is committed
More informationOptimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
More informationSignals and Encoding
Signals and Encoding 18 Signals and Encoding You can design and program a USB peripheral without knowing all of the details about how the data is encoded on the bus. But understanding something about these
More informationU4421A MIPI D-PHY Protocol Analyzer and Exerciser. Hardware and Probing Guide
U4421A MIPI D-PHY Protocol Analyzer and Exerciser Hardware and Probing Guide Notices Agilent Technologies, Inc. 2012-2014 No part of this manual may be reproduced in any form or by any means (including
More informationUnderstanding IBIS-AMI Simulations
Understanding IBIS-AMI Simulations Agenda IBIS-AMI Assumptions & Terminology IBIS-AMI Model Components Analysis Stages & Simulation Types Algorithmic Model Types Static and Dynamic Equalization IBIS-AMI
More informationReference. Menu Overview. Functions Common to Generator (TX) and Analyzer (RX) AC Power. Selecting 115 VAC or 230 VAC Operation
Menu Overview A wide range of "auxiliary" setup functions is provided in the GB1400 Generator and Analyzer Menu systems. To enter the Generator or Analyzer Menu system, simply press the instrument's F1
More informationA Unified PMD Interface for 10GigE
A Unified Interface for 10GigE IEEE 802.3ae March 6, 2000 by Paul A. Bottorff, Norival Figueira, David Martin, Tim Armstrong, Bijan Raahemi Agenda What makes the system unified? Unification around an interface
More informationMIPI : Advanced Driver Assistance System
MIPI : Advanced Driver Assistance System application and system development Richard Sproul Charles Qi - Gabriele Zarri (Cadence) esame Conference Sophia Antipolis 05 October 2015 ADAS : some history FORD
More informationTable 1: Example Implementation Statistics for Xilinx FPGAs
logijpge Motion JPEG Encoder January 10 th, 2018 Data Sheet Version: v1.0 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail: support@logicbricks.com
More informationCan MIPI and MDDI Co-Exist?
Can MIPI and MDDI Co-Exist? Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed? ----------------------- By Ashraf Takla,
More informationPCI Express 1.0a and 1.1 Add-In Card Transmitter Testing
Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different
More informationMOST Networking Approach for Video-Camera Systems in ADAS. Dr. Bernd Sostawa, Senior Manager of Business Development, Microchip Technology Inc.
MOST Networking Approach for Video-Camera Systems in ADAS Dr. Bernd Sostawa, Senior Manager of Business Development, Microchip Technology Inc. Evolution of E/E Architecture Driver assistance will become
More informationHyoung-Bae Choi Synopsys. Powering AI and Automotive Applications with the MIPI Camera Interface
Hyoung-Bae Choi Synopsys Powering AI and Automotive Applications with the MIPI Camera Interface Agenda Adoption of MIPI CSI-2 Image sensors beyond mobile AI and automotive examples CSI-2 interface overview
More informationCan testers and probe cards keep up with speed requirements for image sensors? Nobuhiro Kawamata
Can testers and probe cards keep up with speed requirements for image sensors? FormFactor Inc. Advantest Corporation. Larry Levy Nobuhiro Kawamata Akira Hamajima Abstract The MIPI alliance has been defining
More informationSERDESUB 913ROS DS90UB913Q Serializer and DS90UB914Q Deserializer Evaluation Kit User s Manual
SERDESUB 913ROS DS90UB913Q Serializer and DS90UB914Q Deserializer Evaluation Kit User s Manual Rev 2.1 1 Texas Instruments 11/19/2012 Contents SERDESUB 913ROS... 1 DS90UB913Q Serializer and DS90UB914Q
More informationKeysight Technologies U4421A MIPI D-PHY Protocol Exerciser/Analyzer. Data Sheet
Keysight Technologies U4421A MIPI D-PHY Protocol Exerciser/Analyzer Data Sheet 02 Keysight U4421A MIPI D-PHY Protocol Exerciser/Analyzer - Data Sheet The MIPI D-PHY Analyzer, Two Instruments in 0ne (Available
More informationBV4615. Dual Interface Zero Keypad. Product specification. Dec 2009 V0.a. ByVac Page 1 of 11
Product specification Dec 2009 V0.a ByVac Page 1 of 11 Contents 1. Introduction...3 2. Features...3 3. Physical Specification...3 3.1. Serial connector...3 3.2. Multiple Devices...4 3.3. I2C...4 4. Output
More informationMC Channel FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion PRELIMINARY DATASHEET. Version August 2014.
MC20901 5 Channel FPGA Bridge IC for MIPI D-PHY Systems and SLVS to LVDS Conversion PRELIMINARY DATASHEET Version 1.06 August 2014 Meticom GmbH Meticom GmbH Page 1 of 17 Revision History MC20901 Version
More informationUsing the Protocol To Simplify PHY Testing: A Practical Example with MIPI UniPro
Victor Sanchez-Rico Project Team Leader - MIPI Using the Protocol To Simplify PHY Testing: A Practical Example with MIPI UniPro Agenda Problem Statement General Solution MIPI UniPro PHY Test Mode Proposed
More informationSPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices
SPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices May 2003, ver. 1.0 Application Note 227 Introduction The system packet interface level 4 phase 2 (SPI-4.2) specification, defined by
More informationMIPI Alliance Overview
MIPI Alliance Overview Joel Huloux ST-Ericcson Chairman, MIPI Alliance June 16, 2010 1 MIPI Alliance Overview Open membership organization creates interface specifications aiding the development and interoperability
More informationPXI Remote Control and System Expansion
Have a question? Contact Us. PRODUCT FLYER PXI Remote Control and System Expansion CONTENTS PXI Remote Control and System Expansion Components of a Remotely Controlled PXI System Choosing a Remote Control
More informationThe Moving Pixel Company DPhyGenCtl CTS Notes -- Doc. Rev /6/15. DPhyGenCtl CTS Notes. - Page i -
DPhyGenCtl CTS Notes - Page i - Table of Contents 1 Introduction... 1 1.1 CTS Video Test Pattern... 1 1.2 Generic Test Sequence Structure... 1 1.3 Sending LPDT Comands On All Lanes... 2 1.4 Inserting LP
More informationKeysight N5990A DisplayPort Extended Tests Embedded DisplayPort
Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Calibration and Test Procedure Descriptions User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any
More informationUsing IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation
Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation CDNLive Boston August 2013 Mark Marlett and Mahesh Tirupattur, Analog Bits Ken Willis and Kumar Keshavan, Cadence
More informationP338 Dual 4-lane MIPI DPhy Probe Data Sheet & User Manual. October Rev 1.1
P338 Dual 4-lane MIPI DPhy Probe Data Sheet & User Manual October 2012 - Rev 1.1 PG3A Pattern Generator P338 MIPI D-PHY Probe 1.0 General: The P338 probe features 2 links each comprising 4 data lanes and
More informationSelecting PLLs for ASIC Applications Requires Tradeoffs
Selecting PLLs for ASIC Applications Requires Tradeoffs John G. Maneatis, Ph.., President, True Circuits, Inc. Los Altos, California October 7, 2004 Phase-Locked Loops (PLLs) are commonly used to perform
More informationToken Bit Manager for the CMS Pixel Readout
Token Bit Manager for the CMS Pixel Readout Edward Bartz Rutgers University Pixel 2002 International Workshop September 9, 2002 slide 1 TBM Overview Orchestrate the Readout of Several Pixel Chips on a
More informationAgilent Digital Measurement Forum
Agilent Digital Measurement Forum HMDI 1.3 Agilent Solution Overview Media Agilent HDMI Solution Solution Overview Solution Specifics Agilent Total Solutions Test Point Access Assemblies (TPAs) Source
More information2. System Interconnect Fabric for Memory-Mapped Interfaces
2. System Interconnect Fabric for Memory-Mapped Interfaces QII54003-8.1.0 Introduction The system interconnect fabric for memory-mapped interfaces is a high-bandwidth interconnect structure for connecting
More informationAchieving UFS Host Throughput For System Performance
Achieving UFS Host Throughput For System Performance Yifei-Liu CAE Manager, Synopsys Mobile Forum 2013 Copyright 2013 Synopsys Agenda UFS Throughput Considerations to Meet Performance Objectives UFS Host
More informationNext Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface
Thierry Berdah, Yafit Snir Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface Agenda Typical Verification Challenges of MIPI CSI-2 SM designs IP, Sub System
More informationUnderstanding IBIS-AMI Simulations
Understanding IBIS-AMI Simulations IBIS European Summit SPI, Turin, Italy May 11, 2016 Richard Allred, Signal Integrity Software Agenda IBIS-AMI Assumptions & Terminology IBIS-AMI Model Components Analysis
More informationTrends in Digital Interfaces for High-Speed ADCs
Trends in Digital Interfaces for High-Speed ADCs Robbie Shergill National Semiconductor Corp. INTRODUCTION The analog-to-digital converter is a critical component in many of the most demanding applications
More informationice40 UltraPlus Display Frame Buffer User Guide
FPGA-UG-02009 Version 1.1 March 2017 Contents 1. Introduction... 3 1.1. Clock Generator Module... 3 1.2. Main Control Module... 3 1.3. SPRAM Module... 4 1.4. Decompress Module... 4 1.5. 8BIT2RGB Module...
More informationHLNAND: A New Standard for High Performance Flash Memory
HLNAND: A New Standard for High Performance Flash Memory Peter Gillingham MOSAID Technologies Inc. gillingham@mosaid.com August 2008 1 Objectives Address performance and density requirements of Solid State
More informationJESD204B Xilinx/IDT DAC1658D-53D interoperability Report
[Interoperability Report] Rev 0.4 Page 1 of 14 JESD204B Xilinx/IDT DAC1658D-53D interoperability Report [Interoperability Report] Rev 0.4 Page 2 of 14 CONTENTS INTRODUCTION... 3 SCOPE... 3 HARDWARE...
More information