MIPI : Advanced Driver Assistance System
|
|
|
- Veronica Day
- 5 years ago
- Views:
Transcription
1 MIPI : Advanced Driver Assistance System application and system development Richard Sproul Charles Qi - Gabriele Zarri (Cadence) esame Conference Sophia Antipolis 05 October 2015
2 ADAS : some history FORD T First massive production car 3 electronic components : - Spark plugs - Headlights - Horn Electrical current supplied by a magneto attached to the wheel no battery used Cadence Design Systems, Inc. All rights reserved..
3 ADAS : modern cars Modern cars use up to over 100 ECUs (electronic control units) This growth trend is accelerating One of the reasons is the growth of in-car infotainement systems and advanced driver systems (ADAS) Higher performance in each ECU Higher performance in the network that connects all ECU together Cadence Design Systems, Inc. All rights reserved..
4 ADAS Increase in network and memory bandwidth 2 main reasons : - High resolution audio/video distribution of the infotainement - High resolution radar/imaging sensors deployed in the ADAS systems The video and image resolutions have increased from QVGA to 1080p. Even 4K-UHD has been discussed by the industry. Due to increased complexity of ADAS processing, there is a lot of intermediate processing result to be generated and kept in memory Cadence Design Systems, Inc. All rights reserved..
5 ADAS Increase in network and memory bandwidth Bandwidth growth vs. resolution, frame rate, and number of data streams : Growth factor of 10,000x Cadence Design Systems, Inc. All rights reserved..
6 ADAS From non-existing to the most complex system in the past 10 years Today : ADAS participates heavily in driver's decision making process. Tomorrow : ADAS applications will provide comprehensive road and route condition analysis, driver behavior analysis, or sensor data fusion Cadence Design Systems, Inc. All rights reserved..
7 ADAS Objects High resolution Night Image and IR People Detection Medium Resolution Road Signage Medium Resolution Parking Assistance In Car Gesture Cadence Design Systems, Inc. All rights reserved..
8 ADAS GPU CPU architecture ADAS processors implement either a generic CPU plus DSP hardware architecture or a generic CPU plus GPU architecture. CPU provides the general purpose programming capability for control- or decisionoriented code. Digital signal processing is accelerated through hardware or GPU. GPU can combine portability with high-performance but such implementations are - very costly - power-hungry - subject to heat dissipation issues. Use of Tensilica DSP processor architecture : scalable DSP technology to address the diversity and high-performance aspects of ADAS processing Cadence Design Systems, Inc. All rights reserved..
9 CSI2 Application for Multi Camera Systems Development Life Cycle System Simulation (and VIP) RTL Development FPGA Architecture Mathematical Model Design System Modelling (SystemC, SystemVerilog) Algorithm Model in System, FW Development Low Speed with System Optimised to FPGA Virtual System Platform Algorithm Model in System with real data, FW Running Cadence Design Systems, Inc. All rights reserved..
10 CSI2 Application for Multi Camera Systems Development Flow Validating IP Integration Simulation and VSP SW/HW co-development FPGA Prototyping Single IP/small sub-system FPGA Prototyping Large Sub-system Protium SoC Validation small/medium SoC Palladium Emulation Large SoC/SW integration Cadence Design Systems, Inc. All rights reserved..
11 CSI2 Application for Multi Camera Systems Algorithm Model Demo: Lane Detection Mathematical Model implementation of lane detection algorithm Live video captured on California roads Daylight and night scenes Frame-by-frame processing Inverse perspective transform Local/global thresholding Canny edge detection Hough line transform Cadence Design Systems, Inc. All rights reserved..
12 CSI2 Application for Multi Camera Systems Example ADAS Vision system topology Cadence Design Systems, Inc. All rights reserved..
13 CSI2 Application for Multi Camera Systems Application in a Virtual Platform $I $D DMA I-RAM D-RAM DMA I-RAM D-RAM 64b DDR3 SODIMM Audio DSP Image/Vision DSP Image/Vision DSP DDR-PHY On-Chip System SRAM 1300MT/s DDR3 Controller System Interconnect QS PI 32b AHB Sou ndw ire AXI2 AHB AHB2 APB 32b APB MIPI CSI- 2 Rx MIPI DPHY MIPI CSI- 2 Rx MIPI DPHY MIPI CSI- 2 RX MIPI DPHY Pixel 2AXI Color Conve rt Video Scalar HDMI PHY Displ ay Intf. USB PHY USB 2/3 devi ce Eth ern et MA C BR PHY SD SDI O emm C Audio I2S UAR T I2C GPI O Time r Automotive AV Reference Sub-system Cadence Design Systems, Inc. All rights reserved..
14 CSI2 Application for Multi Camera Systems Application in a Virtual Platform System Emulation Full System for Firmware development and verification Image Algorithm Enhancement Cadence Design Systems, Inc. All rights reserved..
15 CSI2 Application for Multi Camera Systems Application in a Prototyping FPGA Effective demonstration of integrated sub-systems for automotive Audio Subsystem Anal og audi o Soun d Wire Tensili ca HiFi Auto E MAC BR- PHY SoC Platform Automotive Head Unit I2S Audio/Video DDR Apps CPU Slimbus Tensilica HiFi Sound DSP Wire Tensilica Misc intf MIPI IVP Display DSP USB DDR DDR Video Subsystem MIPI CSI Tensili ca Vision D- PHY Auto E MAC BR- PHY AutoE AVB switch Automotive Ethernet Ethernet LTE GPS BT Comm. Tensilica BBP DSP WiFi NFC Touch SDIO emmc PCIe SATA 2014 IEEE-SA, Detroit 2015 MWC, Barcelona 2015 EVS, Santa Clara Cadence Design Systems, Inc. All rights reserved..
16 CSI2 Application for Multi Camera Systems Application Results Application ADAS Pedestrian Detection IVP-EP DSP optimized HOG-SVM algorithm processed at VGA resolution SIMD VLIW (single instruction, multiple data very long instruction word) Frame rate roughly 5 fps 40MHz/50MHz operating frequency FPGA Prototyping Hardware Platform Input: 5MP camera over MIPI CSI-2 interface HDMI Rx resolution HD/720p(1280RGBx720@60Hz) Output: LCD display over MIPI DSI interface and 4-lane 1.5Gbps TSMC 28LP DPHY testchip daughtercard HDMI Tx display resolution 1300MT/s DDR3 SODIMM system memory Xilinx Virtex T FPGA Cadence Design Systems, Inc. All rights reserved..
17
Yafit Snir Arindam Guha Cadence Design Systems, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces
Yafit Snir Arindam Guha, Inc. Accelerating System level Verification of SOC Designs with MIPI Interfaces Agenda Overview: MIPI Verification approaches and challenges Acceleration methodology overview and
ADAS System Design Enablement From zero Defects to zero Accidents
ADAS System Design Enablement From zero Defects to zero Accidents Robert Schweiger Director Automotive Solutions, EMEA 10/20/2016 AESIN Conference 2016 Birmingham Agenda Market Dynamics ADAS System Design
Software Driven Verification at SoC Level. Perspec System Verifier Overview
Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to
Verification Futures The next three years. February 2015 Nick Heaton, Distinguished Engineer
Verification Futures The next three years February 2015 Nick Heaton, Distinguished Engineer Let s rewind to November 2011 2 2014 Cadence Design Systems, Inc. All rights reserved. November 2011 SoC Integration
Verification Futures Nick Heaton, Distinguished Engineer, Cadence Design Systems
Verification Futures 2016 Nick Heaton, Distinguished Engineer, Cadence Systems Agenda Update on Challenges presented in 2015, namely Scalability of the verification engines The rise of Use-Case Driven
Embedded HW/SW Co-Development
Embedded HW/SW Co-Development It May be Driven by the Hardware Stupid! Frank Schirrmeister EDPS 2013 Monterey April 18th SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal
Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface
Thierry Berdah, Yafit Snir Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface Agenda Typical Verification Challenges of MIPI CSI-2 SM designs IP, Sub System
Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015
Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs August 2015 SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal Software DSP Software Bare Metal Software
Will Everything Start To Look Like An SoC?
Will Everything Start To Look Like An SoC? Vikas Gautam, Synopsys Verification Futures Conference 2013 Bangalore, India March 2013 Synopsys 2012 1 SystemVerilog Inherits the Earth e erm SV urm AVM 1.0/2.0/3.0
TEGRA K1 AND THE AUTOMOTIVE INDUSTRY. Gernot Ziegler, Timo Stich
TEGRA K1 AND THE AUTOMOTIVE INDUSTRY Gernot Ziegler, Timo Stich Previously: Tegra in Automotive Infotainment / Navigation Digital Instrument Cluster Passenger Entertainment TEGRA K1 with Kepler GPU GPU:
Does FPGA-based prototyping really have to be this difficult?
Does FPGA-based prototyping really have to be this difficult? Embedded Conference Finland Andrew Marshall May 2017 What is FPGA-Based Prototyping? Primary platform for pre-silicon software development
Will Everything Start To Look Like An SoC?
Will Everything Start To Look Like An SoC? Janick Bergeron, Synopsys Verification Futures Conference 2012 France, Germany, UK November 2012 Synopsys 2012 1 SystemVerilog Inherits the Earth e erm SV urm
A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI based on Cadence VP6 Technology
Dr.-Ing Jens Benndorf (DCT) Gregor Schewior (DCT) A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI based on Cadence VP6 Technology Tensilica Day 2017 16th
A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI SOI Symposium Santa Clara, Apr.
Dr. Jens Benndorf MD, COO Dream Chip A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI SOI Symposium Santa Clara, Apr. 13th, 2017 DCT Company Profile Dream
DesignWare IP for IoT SoC Designs
DesignWare IP for IoT SoC Designs The Internet of Things (IoT) is connecting billions of intelligent things at our fingertips. The ability to sense countless amounts of information that communicates to
Enabling Safe, Secure, Smarter Cars from Silicon to Software. Jeff Hutton Synopsys Automotive Business Development
Enabling Safe, Secure, Smarter Cars from Silicon to Software Jeff Hutton Synopsys Automotive Business Development Safe Secure Smarter Systemic Complexity ADAS Autonomous V2X Infotainment Safe Secure Smarter
Embedded Vision Solutions
FLEXIBLE SOLUTIONS FOR EMBEDDED VISION PROCESSING AT THE EDGE Embedded Vision Solutions Embedded vision offers a promising future with many exciting new applications entering the market. These systems
Combining TLM & RTL Techniques:
Combining TLM & RTL Techniques: A Silver Bullet for Pre-Silicon HW/SW Integration Frank Schirrmeister EDPS Monterey April 17 th 2014 Hardware/Software Systems Software Bare Metal Applications Communications
Kontron s ARM-based COM solutions and software services
Kontron s ARM-based COM solutions and software services Peter Müller Product Line Manager COMs Kontron Munich, 4 th July 2012 Kontron s ARM Strategy Why ARM COMs? How? new markets for mobile applications
Hugo Cunha. Senior Firmware Developer Globaltronics
Hugo Cunha Senior Firmware Developer Globaltronics NB-IoT Product Acceleration Platforms 2018 Speaker Hugo Cunha Project Developper Agenda About us NB IoT Platforms The WIIPIIDO The Gateway FE 1 About
Ncore Cache Coherent Interconnect
Ncore Cache Interconnect Technology Overview, 24 May 2016 Craig Forrest Chief Technology Officer David Kruckemyer Chief Hardware Architect Copyright 2016 Arteris 24 May 2016 Contents About Arteris Caches,
Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components
Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components By William Orme, Strategic Marketing Manager, ARM Ltd. and Nick Heaton, Senior Solutions Architect, Cadence Finding
SDIP ASIC Update Tensilica Day Hannover Martin Zeller (DCT)
SDIP ASIC Update Tensilica Day Hannover 2018 Martin Zeller (DCT) DCT Company Profile Dream Chip Technologies Positioned as a Fabless Microelectronic Engineering Company for medium to large SoC designs
The Rubber Jigsaw Puzzle
The Rubber Jigsaw Puzzle Floorplanning for network-on-chip (NoC) Benjamin Hong ( 홍병철 ), Brian Huang ( 黃繼樟 ) presented by Jonah Probell Arteris, Inc. September 18, 2015 SNUG Austin SNUG 2015 1 Thanks to
Overview of the Raspberry Pi Models 3B & 2B
Overview of the Raspberry Pi Models 3B & 2B (Let's look at the hardware!) Rick Commo, K7LOG Max Vaughan, KF7MAX What's really different between the original 2B and the 3B? Parameter Architecture CPU
100M Gate Designs in FPGAs
100M Gate Designs in FPGAs Fact or Fiction? NMI FPGA Network 11 th October 2016 Jonathan Meadowcroft, Cadence Design Systems Why in the world, would I do that? ASIC replacement? Probably not! Cost prohibitive
Total IP Solution for Mobile Storage UFS & NAND Controllers
Total IP Solution for Mobile Storage UFS & NAND Controllers Yuping Chung Arasan Chip Systems San Jose, CA Mobile Forum Taiwan & Korea 2012 Fast Growing NAND Storage Markets GB(M) 15 10 5 Mobile SSD Tablet
PCI Express A High-bandwidth Interface for Multi-camera Embedded Systems
PCI Express A High-bandwidth Interface for Multi-camera Embedded Systems Max Larin May 2017 Copyright 2017 XIMEA 1 Overview XIMEA quick intro Camera manufacturers eco space Challenges and requirements
The Path to Embedded Vision & AI using a Low Power Vision DSP. Yair Siegel, Director of Segment Marketing Hotchips August 2016
The Path to Embedded Vision & AI using a Low Power Vision DSP Yair Siegel, Director of Segment Marketing Hotchips August 2016 Presentation Outline Introduction The Need for Embedded Vision & AI Vision
OCP Engineering Workshop - Telco
OCP Engineering Workshop - Telco Low Latency Mobile Edge Computing Trevor Hiatt Product Management, IDT IDT Company Overview Founded 1980 Workforce Approximately 1,800 employees Headquarters San Jose,
Over 350M i.mx SOCs shipped to date Over 92M i.mx shipped in vehicles since 2007 #1 in Auto Infotainment Applications Processors
恩智浦新一代娱乐信息系统解决方案 0 i.mx 2008-2016 Automotive Drives >55% of i.mx Revenue Since 2015 2008 2009 2010 2011 2012 2013 2014 2015 2016 i.mx i.mx Auto 1 Over 350M i.mx SOCs shipped to date Over 92M i.mx shipped
SOM PRODUCTS BRIEF. S y s t e m o n M o d u l e. Engicam. SOMProducts ver
SOM S y s t e m o n M o d u l e PRODUCTS BRIEF GEA M6425IB ARM9 TM Low cost solution Reduced Time to Market Very small form factor Low cost multimedia solutions Industrial Automotive Consumer Single power
Heterogeneous, Distributed and Scalable Cache-Coherent Interconnect
Heterogeneous, Distributed and Scalable Cache-Coherent Interconnect Scale system performance faster than Moore s Law will currently allow K. Charles Janac MSoC Conference 2016 Nara, Japan, July 13, 2016
Implementing Ultra Low Latency Data Center Services with Programmable Logic
Implementing Ultra Low Latency Data Center Services with Programmable Logic John W. Lockwood, CEO: Algo-Logic Systems, Inc. http://algo-logic.com Solutions@Algo-Logic.com (408) 707-3740 2255-D Martin Ave.,
. SMARC 2.0 Compliant
MSC SM2S-IMX8 NXP i.mx8 ARM Cortex -A72/A53 Description The new MSC SM2S-IMX8 module offers a quantum leap in terms of computing and graphics performance. It integrates the currently most powerful i.mx8
Multimedia SoC System Solutions
Multimedia SoC System Solutions Presented By Yashu Gosain & Forrest Picket: System Software & SoC Solutions Marketing Girish Malipeddi: IP Subsystems Marketing Agenda Zynq Ultrascale+ MPSoC and Multimedia
Deep Learning Requirements for Autonomous Vehicles
Deep Learning Requirements for Autonomous Vehicles Pierre Paulin, Director of R&D Synopsys Inc. Chipex, 1 May 2018 1 Agenda Deep Learning and Convolutional Neural Networks for Embedded Vision Automotive
Arm Technology in Automotive Geely Automotive Shanghai Innovation Center
Arm Technology in Automotive Geely Automotive Shanghai Innovation Center 2018/10/22 Shanghai GIC(Geely Innovation Center)Brief Introduction Innovation Center (Belongs to GRI) Vision: To be world-leading
Enriching the User Interface for Next Generation IoT Design
Enriching the User Interface for Next Generation IoT Design APRIL 2018 PUBLIC PUBLIC 1 IoT SMART REVOLUTION Expand your senses into an immersive world FROM INTERFACE TO RELATIONSHIP Enriched User Experience
Smartphone Evolution and Revolution
Smartphone Evolution and Revolution 31 March 2014 By: Eylon Gersten eylon@marvell.com Is your Smartphone really smart? Short Survey what OS type of Smartphone the audience have? OS # % Android 7 54 ios
The S6000 Family of Processors
The S6000 Family of Processors Today s Design Challenges The advent of software configurable processors In recent years, the widespread adoption of digital technologies has revolutionized the way in which
Brief of A80 OptimusBoard
Brief of based on Allwinner A80 SoC is released by Merrii, we can provide users with Android4.4.2 and inux3.4.39 to develop. OptimusBoard is a mini board based on A80, there are two USB hosts, an 3.0 OTG,
Driving 4K High-Resolution Embedded Displays in New Applications with MIPI DSI and VESA DSC (Synopsys & Arm)
Hezi Saar, Sr. Staff Product Marketing Manager Synopsys Driving 4K High-Resolution Embedded Displays in New Applications with MIPI DSI and VESA DSC () Agenda Rising demand for high resolution displays
MIPI Alliance Introduction & MIPI Camera Serial Interface Overview
MIPI Alliance Introduction & MIPI Camera Serial Interface Overview Haran Thanigasalam Vice Chair, MIPI Camera Working Group About MIPI Alliance 260 Members (as of 4 May 2015) 45+ specifications and supporting
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
Implementing Flexible Interconnect Topologies for Machine Learning Acceleration
Implementing Flexible Interconnect for Machine Learning Acceleration A R M T E C H S Y M P O S I A O C T 2 0 1 8 WILLIAM TSENG Mem Controller 20 mm Mem Controller Machine Learning / AI SoC New Challenges
Diodes Incorporated Corporate Direction
Diodes Incorporated Corporate Direction Vision: Create Shareholder Value Goal 1: $1B Market Cap 2010 Goal 2: $1B Annual Revenue 2017* Goal 3: $1B Gross Profit Goal 4: $1B Profit Before Tax $1B PBT $1B
Hezi Saar, Sr. Staff Product Marketing Manager Synopsys. Powering Imaging Applications with MIPI CSI-2
Hezi Saar, Sr. Staff Product Marketing Manager Powering Imaging Applications with MIPI CSI-2 Agenda Implementation of MIPI interfaces in mobile applications and beyond Advantages of implementing MIPI camera
Accelerating MIPI Interface Development and Validation
Accelerating MIPI Interface Development and Validation 1 Mobile Industry Processor Interface 2 The Standard for Mobile 3 The Standard for Mobile & Mobile Influenced Industry 4 Influenced by Highly Accomplished
TIOVX TI s OpenVX Implementation
TIOVX TI s OpenVX Implementation Aish Dubey Product Marketing, Automotive Processors Embedded Vision Summit, 3 May 2017 1 TI SOC platform heterogeneous cores High level processing Object detection and
The Challenges of System Design. Raising Performance and Reducing Power Consumption
The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software
Effective System Design with ARM System IP
Effective System Design with ARM System IP Mentor Technical Forum 2009 Serge Poublan Product Marketing Manager ARM 1 Higher level of integration WiFi Platform OS Graphic 13 days standby Bluetooth MP3 Camera
SBC3100 (Cortex-A72) Single Board Computer
(Cortex-A72) Single Board Computer Ultra High Performance SBC with RK3399 (Cortex-A72 x2 + Cortex-A53 x4) @ 2Ghz : Single Board Computer H310: Input (receiver) Module : Output (display) Module D120: 4xCOM
Exploring System Coherency and Maximizing Performance of Mobile Memory Systems
Exploring System Coherency and Maximizing Performance of Mobile Memory Systems Shanghai: William Orme, Strategic Marketing Manager of SSG Beijing & Shenzhen: Mayank Sharma, Product Manager of SSG ARM Tech
INTEGRATING COMPUTER VISION SENSOR INNOVATIONS INTO MOBILE DEVICES. Eli Savransky Principal Architect - CTO Office Mobile BU NVIDIA corp.
INTEGRATING COMPUTER VISION SENSOR INNOVATIONS INTO MOBILE DEVICES Eli Savransky Principal Architect - CTO Office Mobile BU NVIDIA corp. Computer Vision in Mobile Tegra K1 It s time! AGENDA Use cases categories
Achieving UFS Host Throughput For System Performance
Achieving UFS Host Throughput For System Performance Yifei-Liu CAE Manager, Synopsys Mobile Forum 2013 Copyright 2013 Synopsys Agenda UFS Throughput Considerations to Meet Performance Objectives UFS Host
Samsung and Cadence. Byeong Min, Master of Infrastructure Design Center, System LSI Business, Samsung. The Customer. The Challenge. Business Challenge
Samsung and Cadence Samsung and Cadence implemented a structured approach for the verification of Samsung s mobile application processor Exynos, as the chips grow through 150 million gates. The early results
Advanced Heterogeneous Solutions for System Integration
Advanced Heterogeneous Solutions for System Integration Kees Joosse Director Sales, Israel TSMC High-Growth Applications Drive Product and Technology Smartphone Cloud Data Center IoT CAGR 12 17 20% 24%
Building Low Power, Modular Systems with Silicon-Proven IP Solutions
Building Low Power, Modular Systems with Silicon-Proven IP Solutions Hezi Saar Synopsys 1 Legal Disclaimer The material contained herein is not a license, either expressly or impliedly, to any IPR owned
CCIX: a new coherent multichip interconnect for accelerated use cases
: a new coherent multichip interconnect for accelerated use cases Akira Shimizu Senior Manager, Operator relations Arm 2017 Arm Limited Arm 2017 Interconnects for different scale SoC interconnect. Connectivity
Adding C Programmability to Data Path Design
Adding C Programmability to Data Path Design Gert Goossens Sr. Director R&D, Synopsys May 6, 2015 1 Smart Products Drive SoC Developments Feature-Rich Multi-Sensing Multi-Output Wirelessly Connected Always-On
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400
AT-501 Cortex-A5 System On Module Product Brief
AT-501 Cortex-A5 System On Module Product Brief 1. Scope The following document provides a brief description of the AT-501 System on Module (SOM) its features and ordering options. For more details please
Video Interface Module for TI EVM TMDXEVM8148 and TMDXEVM368
CH-Merge with LVDS HD-SDI for TI EVM TMDXEVM8148 and TMDXEVM368 VIM-HDSDI TMDXEVM8148 cable length over 100m Multi channel HD-SDI DDR3 TMS320DM8148(1GHz Cortex A8, 750MHz C674x ) Dual 32bit DDR3 of 1GB,
Validation Strategies with pre-silicon platforms
Validation Strategies with pre-silicon platforms Shantanu Ganguly Synopsys Inc April 10 2014 2014 Synopsys. All rights reserved. 1 Agenda Market Trends Emulation HW Considerations Emulation Scenarios Debug
Multimedia in Mobile Phones. Architectures and Trends Lund
Multimedia in Mobile Phones Architectures and Trends Lund 091124 Presentation Henrik Ohlsson Contact: henrik.h.ohlsson@stericsson.com Working with multimedia hardware (graphics and displays) at ST- Ericsson
Prime 2/4 Cam DVR Dash Cam User Manual
Prime 2/4 Cam DVR Dash Cam User Manual 0 Index 1. Features...13 2. Structure diagram...13 3. Part description...14 4. Operation instruction...15 Power on/off...15 Battery charging...15 Installing memory
MemCon 2014 October 15 th, Achieving End- to- E nd QoS Poonacha K ongetir a
MemCon 2014 October 15 th, 2014 Achieving End- to- E nd QoS Poonacha K ongetir a (poonacha@netspeedsystems.com) Problem Statement NetSpeed Platform Overview AGE NDA QoS Primer Achieving End- to- end QoS
Designing Multi-Channel, Real-Time Video Processors with Zynq All Programmable SoC Hyuk Kim Embedded Specialist Jun, 2014
Designing Multi-Channel, Real-Time Video Processors with Zynq All Programmable SoC Hyuk Kim Embedded Specialist Jun, 2014 Broadcast & Pro A/V Landscape Xilinx Smarter Vision in action across the entire
RISC-V: Opportunities and Challenges in SoCs
December 5, 2018 @qualcomm Santa Clara, CA RISC-V: Opportunities and Challenges in SoCs Greg Wright Sr Director, Engineering Qualcomm Technologies, Inc. Introductions Who am I? Why am I here? 2 Quick tour
DesignWare IP Portfolio
DesignWare Portfolio Synopsys is a leading provider of high-quality, silicon-proven solutions for SoC designs. The broad DesignWare portfolio includes logic libraries, embedded memories, embedded test,
Design guidelines for embedded real time face detection application
Design guidelines for embedded real time face detection application White paper for Embedded Vision Alliance By Eldad Melamed Much like the human visual system, embedded computer vision systems perform
Solving functional safety challenges in Automotive with NOR Flash Memory
Solving functional safety challenges in Automotive with NOR Flash Memory Sandeep Krishnegowda Marketing Director Flash Business Unit Cypress Semiconductor 1 Flash Memory Summit 2018 / Santa Clara, CA Automotive
Introduction to Sitara AM437x Processors
Introduction to Sitara AM437x Processors AM437x: Highly integrated, scalable platform with enhanced industrial communications and security AM4376 AM4378 Software Key Features AM4372 AM4377 High-performance
Matt Ronning Automotive sub-group Chairman. MIPI Alliance Extends Interface Standards to Support Automotive Market
Matt Ronning Automotive sub-group Chairman MIPI Alliance Extends Interface Standards to Support Automotive Market Automotive sub-group (AsG) AsGFormed Jan. 31, 17 AsG Reports to MSG, dotted line to TSG
From Boolean Algebra to Smart Glass
From Boolean Algebra to Smart Glass George Tai 2014/03 Boolean Algebra Why mathematics is the base for today s computer technology? In mathematics and mathematical logic, Boolean algebra is the subarea
Table 1: Example Implementation Statistics for Xilinx FPGAs
logijpge Motion JPEG Encoder January 10 th, 2018 Data Sheet Version: v1.0 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail: support@logicbricks.com
Embedded Software: Its Growing Influence on the Hardware world
Embedded Software: Its Growing Influence on the Hardware world ISA Vision Summit 2009, Bangalore 16 th FEB 09 V. R. Venkatesh Head, Product Engineering Services, Wipro Technologies. Wipro in Product Engineering
Modeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces
Modeling Performance Use Cases with Traffic Profiles Over ARM AMBA Interfaces Li Chen, Staff AE Cadence China Agenda Performance Challenges Current Approaches Traffic Profiles Intro Traffic Profiles Implementation
NEW USE CASES HIGHLIGHT CROSSLINK S BROAD APPLICABILITY
NEW USE CASES HIGHLIGHT CROSSLINK S BROAD APPLICABILITY February 2017 Lattice Semiconductor 111 5 th Ave., Suite 700 Portland, Oregon 97204 USA Telephone: (503) 268-8000 www.latticesemi.com WP0009 Introduction
Differentiation in Flexible Data Center Interconnect
Differentiation in Flexible Data Center Interconnect Industry Leadership Momentum Founded 1984 20,000 customers $238B FY15 revenue 3,500 employees world wide >55% Market segment share 3500+ Patents 60
Advantages of MIPI Interfaces in IoT Applications
Advantages of MIPI Interfaces in IoT Applications IoT DevCon Conference Hezi Saar April 27, 2017 Abstract In addition to sensors, high-resolution cameras are key enablers of IoT devices. The challenge
Microsemi SmartFusion 2 SoC FPGA and IGLOO 2 FPGA
Imaging and Video Solution Microsemi SmartFusion 2 SoC FPGA and IGLOO 2 FPGA Infrared Camera Head-up Medical Imaging Digital Signage Drone Camera Human Machine Machine Vision Driver Assistance System Microsemi
The Mobile Internet: The Potential of Handhelds to Bring Internet to the Masses. April 2008
The Mobile Internet: The Potential of Handhelds to Bring Internet to the Masses April 2008 Agenda Today s Mobile Internet Market Mobile Convergence Products Internet Browsing on a Handheld Separating Fact
AGL Reference Hardware Specification Document
AGL Reference Hardware Specification Document 2017/10/18 Ver 0.1.0 1 Change History Version Date 0.1.0 2017/10/18 The first edition 2 Index 1. AGL Reference Hardware overview... 5 1.1. Goals of AGL Reference
THE LEADER IN VISUAL COMPUTING
MOBILE EMBEDDED THE LEADER IN VISUAL COMPUTING 2 TAKING OUR VISION TO REALITY HPC DESIGN and VISUALIZATION AUTO GAMING 3 BEST DEVELOPER EXPERIENCE Tools for Fast Development Debug and Performance Tuning
May Wu, Ravi Iyer, Yatin Hoskote, Steven Zhang, Julio Zamora, German Fabila, Ilya Klotchkov, Mukesh Bhartiya. August, 2015
May Wu, Ravi Iyer, Yatin Hoskote, Steven Zhang, Julio Zamora, German Fabila, Ilya Klotchkov, Mukesh Bhartiya August, 2015 Legal Notices and Disclaimers Intel technologies may require enabled hardware,
Prime 2/4 Cam DVR Dash Cam User Manual
Prime 2/4 Cam DVR Dash Cam User Manual 0 Index 1. Features...13 2. Structure diagram...13 3. Part description...14 4. Operation instruction...15 Power on/off...15 Battery charging...15 Installing memory
A176 Cyclone. GPGPU Fanless Small FF RediBuilt Supercomputer. IT and Instrumentation for industry. Aitech I/O
The A176 Cyclone is the smallest and most powerful Rugged-GPGPU, ideally suited for distributed systems. Its 256 CUDA cores reach 1 TFLOPS, and it consumes less than 17W at full load (8-10W at typical
Introduction Video Camera Support Option TREQ Platform Datasheet. January Rev. 2 A-317 Video Getting Started Guide 1 / 6
Introduction Video Camera Support Option TREQ -317 Platform Datasheet January 2018 Rev. 2 A-317 Video Getting Started Guide 1 / 6 Introduction The TREQ -317 is a rugged Automotive Tablet designed for in-cab
Integration of Active Noise Control in future IVI system designs
10 September 2017 Rolf Schirmacher: Integration of ANC in future IVI systems 1 Integration of Active Noise Control in future IVI system designs How to deal with low latency requirements? Motivation Active
Introduction to Embedded Systems
Introduction to Embedded Systems Minsoo Ryu Hanyang University Outline 1. Definition of embedded systems 2. History and applications 3. Characteristics of embedded systems Purposes and constraints User
NetLinx NX Integrated Controller NX-3200 (FG )
DATA SHEET NetLinx NX Integrated Controller NX-3200 (FG2106-03) Overview The NX-3200 / NetLinx NX Integrated Controller is a programmable network appliance specifically designed to control AV and building
Intelligent Interconnect for Autonomous Vehicle SoCs. Sam Wong / Chi Peng, NetSpeed Systems
Intelligent Interconnect for Autonomous Vehicle SoCs Sam Wong / Chi Peng, NetSpeed Systems Challenges Facing Autonomous Vehicles Exploding Performance Requirements Real-Time Processing of Sensors Ultra-High
Accelerate Your IoT Design. Tony Qian Design Engineering Group Director, DDR Design & Reuse IP SoC Shanghai September 2, 2016
Accelerate Your IoT Design Tony Qian Design Engineering Group Director, DDR Design & Reuse IP So Shanghai September 2, 2016 The Market hallenge Diversity in IoT IoT ranges from Simple to omplex Wearables
EyeCheck Smart Cameras
EyeCheck Smart Cameras 2 3 EyeCheck 9xx & 1xxx series Technical data Memory: DDR RAM 128 MB FLASH 128 MB Interfaces: Ethernet (LAN) RS422, RS232 (not EC900, EC910, EC1000, EC1010) EtherNet / IP PROFINET
Dual Mode MIPI C-PHY SM /D-PHY SM Use in VR Display IC
Ahmed Ella Mixel Inc. Jeffrey Lukanc Dual Mode MIPI C-PHY SM /D-PHY SM Use in VR Display IC Outline GPU to Pixel VR Display System Mixel C-PHY SM /D-PHY SM IP in VXR7200 Summary 2018 MIPI Alliance, Inc.
Early Models in Silicon with SystemC synthesis
Early Models in Silicon with SystemC synthesis Agility Compiler summary C-based design & synthesis for SystemC Pure, standard compliant SystemC/ C++ Most widely used C-synthesis technology Structural SystemC
Best Practices of SoC Design
Best Practices of SoC Design Electronic Design Process Symposium 2014 Kurt Shuler Vice President Marketing, Arteris kurt.shuler@arteris.com Copyright 2014 Arteris Arteris Snapshot Founded in 2003; headquarters
INT 1011 TCP Offload Engine (Full Offload)
INT 1011 TCP Offload Engine (Full Offload) Product brief, features and benefits summary Provides lowest Latency and highest bandwidth. Highly customizable hardware IP block. Easily portable to ASIC flow,