Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1

Size: px
Start display at page:

Download "Reliable Transmission. Spring 2018 CS 438 Staff - University of Illinois 1"

Transcription

1 Reliable Trasmissio Sprig 2018 CS 438 Staff - Uiversity of Illiois 1

2 Reliable Trasmissio Hello! My computer s ame is Alice. Alice Bob Hello! Alice. Sprig 2018 CS 438 Staff - Uiversity of Illiois 2

3 Reliable Trasmissio Hello! My Computer s ame is Alice Bob Alice. is My ame Alice. Sprig 2018 CS 438 Staff - Uiversity of Illiois 3

4 Reliable Trasmissio Suppose error protectio idetifies valid ad ivalid packets How? Ca we make the chael appear reliable? Isure packet delivery Maitai packet order Provide reliability at full lik capacity Sprig 2018 CS 438 Staff - Uiversity of Illiois 4

5 Reliable Trasmissio Outlie Fudametals of Automatic Repeat request (ARQ) algorithms A family of algorithms that provide reliability through retrasmissio ARQ algorithms (simple to complex) stop-ad-wait cocurret logical chaels slidig widow go-back- selective repeat Alterative: forward error correctio (FEC) Sprig 2018 CS 438 Staff - Uiversity of Illiois 5

6 Termiology Ackowledgemet (ACK) Receiver tells the seder whe a frame is received Selective ackowledgemet (SACK) Specifies set of frames received Cumulative ackowledgemet (ACK) Have received specified frame ad all previous Negative ackowledgemet (NAK) Receiver refuses to accept frame ow, e.g., whe out of buffer space Sprig 2018 CS 438 Staff - Uiversity of Illiois 6

7 Termiology Timeout (TO) Seder decides the frame (or ACK) was lost Seder ca try agai Sprig 2018 CS 438 Staff - Uiversity of Illiois 7

8 Stop-ad-Wait Basic idea 1. Sed a frame 2. Wait for a ACK or TO 3. If TO, go to 1 4. If ACK, get ew frame, go to 1 Sprig 2018 CS 438 Staff - Uiversity of Illiois 8

9 Stop-ad-Wait: Success How log should the timeout be? Time Timeout Seder Frame ACK Receiver RTT What ca go wrog? How will it affect our protocol? Sprig 2018 CS 438 Staff - Uiversity of Illiois 9

10 Stop-ad-Wait: Lost Frame Seder Receiver Time Timeout Frame RTT Frame Timeout ACK Sprig 2018 CS 438 Staff - Uiversity of Illiois 10

11 Stop-ad-Wait: Lost ACK Seder Receiver Time Timeout Frame ACK RTT Frame Timeout ACK Sprig 2018 CS 438 Staff - Uiversity of Illiois 11

12 Stop-ad-Wait: Delayed Frame Seder Receiver How ca receiver distiguish betwee two frames? Time Timeout Frame ACK RTT Frame Timeout ACK How may bits do you eed for sequece umbers? Sprig 2018 CS 438 Staff - Uiversity of Illiois 12

13 Stop-ad-Wait Goal Guarateed, at-most-oce delivery Protocol Challeges Dropped frame/ack Duplicate frame/ack Requiremets 1-bit sequece umbers (if physical etwork maitais order) seder tracks frame ID to sed receiver tracks ext frame ID expected Sprig 2018 CS 438 Staff - Uiversity of Illiois 13

14 Stop-ad-Wait State Diagram Seder Receiver Receive ACK 1 Sed:? 0 Expect:? 0 Receive frame 0 Sed: 0 Expect: 1 Receive frame 0 Receive ACK 1 Receive ACK 0 Sed: 1 Expect: 0 Receive frame 1 Sed: 1 Expect: 1 Sprig 2018 CS 438 Staff - Uiversity of Illiois 14

15 Stop-ad-Wait We have achieved Frames delivered reliably ad i order Is that eough? Problem Oly allows oe outstadig frame Example Does ot keep the pipe full 100ms RTT Oe frame per RTT = 1KB 1024x8x10 = kbps Regardless of lik badwidth! Sprig 2018 CS 438 Staff - Uiversity of Illiois 15

16 Cocurret Logical Chaels Used i ARPANET IMP-IMP protocol Idea Multiplex logical chaels over a physical lik Iclude chael ID i header Use stop-ad-wait for each chael Result Each chael is limited to stop-ad-wait badwidth Aggregate badwidth uses full physical chael Supports multiple commuicatig processes Ca use more tha oe chael per process Sprig 2018 CS 438 Staff - Uiversity of Illiois 16

17 Cocurret Logical Chaels Problem Badwidth Use of a sigle chael per process may waste BW Orderig Use of multiple chael per process does ot maitai packet orderig across chaels! If applicatio has chaels, ad oe eeds a retrasmissio, it will always be oe packet behid the other chaels Sprig 2018 CS 438 Staff - Uiversity of Illiois 17

18 ARQ: Where are We? Goals for reliable trasmissio Make chael appear reliable Maitai packet order (usually) Impose low overhead/allow full use of lik Stop-ad-Wait Provides reliable i-order delivery Sacrifices performace Cocurret Logical Chaels Provides reliable delivery at full lik badwidth Sacrifices packet orderig Slidig Widow Protocol Achieves all three! Sprig 2018 CS 438 Staff - Uiversity of Illiois 18

19 Slidig Widow Protocol Most importat ad geeral ARQ algorithm Used by TCP Outlie Cocepts Termiology (from P&D) Details Code example Proof of evetual i-order delivery Classificatio scheme (go-back-, selective repeat) Sprig 2018 CS 438 Staff - Uiversity of Illiois 19

20 Keepig the Pipe Full Stop-ad-Wait Goal Seder Receiver Seder Receiver Frame ACK Frame Frame Frame Frame Frame Time ACK Frame Time ACK ACK Frame ACK Advatages: More frames i pipe Less time overall Piggybacked ACKs Sprig 2018 CS 438 Staff - Uiversity of Illiois 20

21 Cocepts Cosider a ordered stream of data frames Stop-ad-Wait Widow of oe frame Slides alog stream over time Time Sprig 2018 CS 438 Staff - Uiversity of Illiois 21

22 Cocepts Slidig Widow Protocol Multiple-frame sed widow Multiple frame receive widow Time Sprig 2018 CS 438 Staff - Uiversity of Illiois 22

23 Slidig Widow Sed Widow Fixed legth Starts at earliest uackowledged frame Oly frames i widow are active Time Set ad ackowledged Set ad ot ackowledged Available, outside sed widow Uavailable Sprig 2018 CS 438 Staff - Uiversity of Illiois 23

24 Slidig Widow Receive Widow Fixed legth (urelated to sed widow) Starts at earliest frame ot received Oly frames i widow accepted Time Received ad ackowledged Received ad ot ackowledged Received, outside receive widow Not yet received Sprig 2018 CS 438 Staff - Uiversity of Illiois 24

25 Slidig Widow Termiology Seder Parameters Sed Widow Size (SWS) Last Ackowledgemet Received (LAR) Last Frame Set (LFS) SWS = 4 Time LAR = 14 LFS = 18 Ivariat: LFS LAR SWS Sprig 2018 CS 438 Staff - Uiversity of Illiois 25

26 Slidig Widow Termiology Receiver Parameters Receive Widow Size (RWS) Next Frame Expected (NFE) Last Frame Acceptable (LFA) RWS = 6 Time NFE = 4 LFA = 9 Ivariat: LFA NFE + 1 RWS Sprig 2018 CS 438 Staff - Uiversity of Illiois 26

27 Slidig Widow Details Seder Tasks Assig sequece umbers O ACK Arrival Advace LAR Slide widow SWS = 4 SWS = 4 Time LAR = 14 LAR = 16 LFS = 18 LFS = 20 Receive ACK 16 Sprig 2018 CS 438 Staff - Uiversity of Illiois 27

28 Slidig Widow Details Receiver Tasks O Frame Arrival (N) Siletly discard if outside of widow N < NFE (NACK possible, too) N >= NFE + RWS Sed cumulative ACK if withi widow RWS = 6 Time NFE = 4 LFA = 9 Receive Frame 64 Sed ACK 37 Sprig 2018 CS 438 Staff - Uiversity of Illiois 28

29 Slidig Widow Details Receiver Tasks O Frame Arrival (N) Siletly discard if outside of widow N < NFE (NACK possible, too) N >= NFE + RWS Sed cumulative ACK if withi widow RWS = 6 Time NFE = 8 LFA = 13 Sprig 2018 CS 438 Staff - Uiversity of Illiois 29

30 Slidig Widow Details Sequece umber space Fiite umber, so wrap aroud Need space larger tha SWS (outstadig frames) Example I fact, eed twice as large 3-bit sequece umbers (0-7) RWS = SWS = 7 Sprig 2018 CS 438 Staff - Uiversity of Illiois 30

31 Slidig Widow Details Is log 2 (SWS+1) bits eough? No. Example: 3-bit sequece umbers (0-7) RWS = SWS = 7 Why is t 3 bits eough (ca you thik of a example where it does t work?) Sprig 2018 CS 438 Staff - Uiversity of Illiois 31

32 Slidig Widow Details Example of icorrect behavior 3-bit sequece umbers 0-7 RWS = SWS = 7 Timeout Sed(0) Sed(1) Sed(2) Sed(3) Sed(4) Sed(5) Sed(6) Seder trasmits 0-6 All arrive, but ACK s lost Seder retrasmits Receiver accepts as secod icaratio of 0-6 Sed(0) Sed(1) Sed(2) Sed(3) Sed(4) Sed(5) Sed(6) Sprig 2018 CS 438 Staff - Uiversity of Illiois 32

33 Slidig Widow Sequece Numbers How may sequece umbers are ecessary? Key questios Where ca the sed widow be? What frame ca be received ext? Sprig 2018 CS 438 Staff - Uiversity of Illiois 33

34 Slidig Widow Sequece Numbers Assume SWS = RWS (simplest, ad typical) Seder trasmits full SWS Two extreme cases: Noe received (waitig for 0...SWS - 1) All received (waitig for SWS...2 SWS - 1) All possible packets must have uique sequece umbers Sed Widow Sed Widow Sed Widow Sed Widow Sed Widow NFE Receive Widow Sprig 2018 CS 438 Staff - Uiversity of Illiois 34

35 Slidig Widow Sequece Numbers Extreme Locatios for SWS Requiremets If a received packet is ot i the receive widow with o wrap, the it must ot be i the receive widow with wrap! Correctess coditio: Number of Sequece Numbers ³ SWS + RWS Alterates betwee two halves of the sequece umber space Sed Widow Sed Widow NFE Receive Widow Sprig 2018 CS 438 Staff - Uiversity of Illiois 35

36 Slidig Widow Sequece Numbers Example If SWS = RWS = 8 At least 16 sequece umbers are eeded A 4-bit sequece umber space is eough Warig P&D sometimes uses the variable Max_Seq_Num for the umber of sequece umbers ad sometimes for the maximum sequece umber (these differ by oe!) Use Num_Seq_Num for the umber of sequece umbers: 0, 1,, Num_Seq_Num 1 Sprig 2018 CS 438 Staff - Uiversity of Illiois 36

37 Widow Sizes How big should we make SWS? Compute from delay x badwidth How big should we make RWS? Depeds o buffer capacity of receiver Sprig 2018 CS 438 Staff - Uiversity of Illiois 37

38 Delay x Badwidth Product - Revisited Amout of data i pipe chael = pipe delay = legth badwidth = area of a cross sectio badwidth x delay product = volume Delay Badwidth Sprig 2018 CS 438 Staff - Uiversity of Illiois 38

39 Delay x Badwidth Product Badwidth x delay product How may bits the seder must trasmit before the first bit arrives at the receiver if the seder keeps the pipe full Takes aother oe-way latecy to receive a respose from the receiver A B Sprig 2018 CS 438 Staff - Uiversity of Illiois 40

40 Slidig Widow Protocol Code Example Parameters last ackowledgemet received (LAR) last frame set (LFS) ext frame expected (NFE) last frame acceptable (LFA) Sprig 2018 CS 438 Staff - Uiversity of Illiois 41

41 Slidig Widow Protocol Code Example Costats Red/receive widow size (SWS/RWS) Maximum sequece umber (MAX_SEQ_NO) Frame size (FRAME_SIZE, costat for simplicity) Sprig 2018 CS 438 Staff - Uiversity of Illiois 42

42 Slidig Widow Protocol Code Example Data structures Next frame expected (a iteger) Oe frame buffer for each etry i receive widow Oe presece bit for each etry Receive widow cycles through Sequece umbers Data structures (thus RWS must divide MAX_SEQ_NO) Sprig 2018 CS 438 Staff - Uiversity of Illiois 43

43 Slidig Widow Protocol Code Example #defie RWS 8 /* receive widow size */ #defie MAX_SEQ_NO 16 /* max. sequece umber+1 */ /* (must be multiple of */ /* RWS for this code) */ #defie FRAME_SIZE 1000 /* costat for simplicity*/ char buf[rws][frame_size]; /* RWS frame buffers */ it preset[rws]; /* are frame buffers full?*/ /* (iitialized to 0 s) */ it NFE = 0; /* ext frame expected */ exter void sed_ack (it seq_o); exter void pass_to_app (char* data); void recv_frame (char* data, it seq_o); Sprig 2018 CS 438 Staff - Uiversity of Illiois 44

44 Slidig Widow Protocol Code Example void recv_frame (char* data, it seq_o) { it idx; /* idex ito data structures */ it i; /* loop idex */ /* Map sequece umbers NFE...predecessor (NFE) ito 0...MAX_SEQ_NO - 1, the see if seq_o falls withi the receive widow. */ if (((seq_o + (MAX_SEQ_NO - NFE)) % MAX_SEQ_NO) if (seq_o - NFE)< RWS) < RWS) { /* Frames outside the widow */ /* are igored. (but a ACK */ /* is set; why?) */ Sprig 2018 CS 438 Staff - Uiversity of Illiois 45

45 Slidig Widow Protocol Code Example /* Calculate idex ito data structures. */ idx = (seq_o % RWS); if (!preset[idx]) {/* frame is ot dup */ preset[idx] = 1;/* mark received */ memcpy (buf[idx], data, FRAME_SIZE); /* copy data ito buf */ Sprig 2018 CS 438 Staff - Uiversity of Illiois 46

46 Slidig Widow Protocol Code Example /* Got a ew frame; pass frames up to host? */ for (i = 0; i < RWS; i++) { idx = (i + NFE) % RWS; /* Re-use idx.*/ /* first missig frame becomes NFE */ /* after this loop termiates */ if (!preset[idx]) break; } /* Frame is preset sed it up! */ pass_to_app (buf[idx]); preset[idx] = 0; /* Mark buffer empty. */ } /* Advace NFE to first missig frame. */ NFE = (NFE + + i; i) % MAX_SEQ_NO; Sprig 2018 CS 438 Staff - Uiversity of Illiois 47

47 Slidig Widow Protocol Code Example /* Frame hadled (might have */ /* bee duplicate). */ } /* (Sed ACK for ay frame received */ } /* Now sed ackowledgemet for */ /* predecessor (NFE). */ sed_ack (NFE ((NFE-+ 1); MAX_SEQ_NO - 1) % MAX_SEQ_NO); Sprig 2018 CS 438 Staff - Uiversity of Illiois 48

48 Correctess Claim A slidig widow protocol leads to i-order delivery of all frames Assumptios All sequece umbers are differet Frames ca be lost Frames ca be delayed a arbitrarily fiite amout of time Frames are ot reordered Frames ca arrive with detectable errors Are these assumptio adequate? Sprig 2018 CS 438 Staff - Uiversity of Illiois 49

49 Slidig Widow Protocol Correctess Need oe more assumptio Ay give frame is received without errors after a fiite umber of retrasmissios Proof i two steps Establish correctess assumig ifiite sequece umber space Show that fiite sequece umber space does ot affect result as log as it has >= 2 max (SWS, RWS) possible umbers Sprig 2018 CS 438 Staff - Uiversity of Illiois 50

50 Slidig Widow Protocol Correctess Step 1: establish correctess assumig ifiite sequece umber space Use iductio o k with ivariat the k th frame is evetually received Step 2: show that fiite sequece umber space does ot affect result as log as it has >= 2 max (SWS, RWS) possible umbers RWS = 6 Time NFE = 4 LFA = 9 What frame ca arrive ext? Sprig 2018 CS 438 Staff - Uiversity of Illiois 51

51 ARQ Algorithm Classificatio Three Types: Stop-ad-Wait: SWS = 1 RWS = 1 Go-Back-N: SWS = N RWS = 1 Selective Repeat: SWS = N RWS = M Usually M = N Stop-Ad-Wait Go-Back-N Selective Repeat Sprig 2018 CS 438 Staff - Uiversity of Illiois 52

52 Slidig Widow Variatios: Go-Back-N SWS = N, RWS = 1 Receiver oly buffers oe frame If a frame is lost, the seder may eed to retrasmit up to N frames i.e., seder goes back N frames Variatios How log is the frame timeout? Does receiver sed NACK for out-of-sequece frame? Sprig 2018 CS 438 Staff - Uiversity of Illiois 53

53 Go-Back-N: Cumulative ACKs A Timeout for Packet 2 Packets 2,3,4,5 are retrasmitted Packet 1 Packet 0 Packet 2 Packet 5 Packet 4 Packet 3 Packet 5 Packet 4 Packet 3 Packet 2 B ACK 0 ACK 1 loss ACK 1 ACK 1 ACK 1 ACK 3 ACK 4 ACK 5 ACK 6 Sprig 2018 CS 438 Staff - Uiversity of Illiois 54

54 Slidig Widow Variatios: Selective Repeat SWS = N, RWS = M Receiver buffer M frames If a frame is lost, seder must oly resed Frames lost withi the receive widow Variatios How log is the frame timeout? Use cumulative or per-frame ACK? Does protocol adapt timeouts? Does protocol adapt SWS ad/or RWS? Sprig 2018 CS 438 Staff - Uiversity of Illiois 55

55 Selective Repeat A Packet 2 is retrasmitted Packet 1 Packet 0 Packet 2 Packet 5 Packet 4 Packet 3 Packet 8 Packet 7 Packet 6 Packet 2 B ACK 0 ACK 1 loss ACK 3 ACK 4 ACK 5 ACK 2 ACK 6 ACK 7 ACK 8 Sprig 2018 CS 438 Staff - Uiversity of Illiois 56

56 Roles of a Slidig Widow Protocol Reliable delivery o a ureliable lik Core fuctio Preserve delivery order Cotrolled by the receiver Flow cotrol Allow receiver to throttle seder Separatio of Cocers Must be able to distiguish betwee differet fuctios that are sometimes rolled ito oe mechaism Sprig 2018 CS 438 Staff - Uiversity of Illiois 57

57 Forward Error Correctio (FEC) Alterative to ARQ algorithms Idea Error correctio istead of error detectio Sed extra iformatio to avoid retrasmissio (i.e., fix errors first/forward rather tha afterward/backward) Why Very high latecy coectios Difficult for retrasmissio Sprig 2018 CS 438 Staff - Uiversity of Illiois 58

Lecture 28: Data Link Layer

Lecture 28: Data Link Layer Automatic Repeat Request (ARQ) 2. Go ack N ARQ Although the Stop ad Wait ARQ is very simple, you ca easily show that it has very the low efficiecy. The low efficiecy comes from the fact that the trasmittig

More information

Quality of Service. Spring 2018 CS 438 Staff - University of Illinois 1

Quality of Service. Spring 2018 CS 438 Staff - University of Illinois 1 Quality of Service Sprig 2018 CS 438 Staff - Uiversity of Illiois 1 Quality of Service How good are late data ad lowthroughput chaels? It depeds o the applicatio. Do you care if... Your e-mail takes 1/2

More information

Media Access Protocols. Spring 2018 CS 438 Staff, University of Illinois 1

Media Access Protocols. Spring 2018 CS 438 Staff, University of Illinois 1 Media Access Protocols Sprig 2018 CS 438 Staff, Uiversity of Illiois 1 Where are We? you are here 00010001 11001001 00011101 A midterm is here Sprig 2018 CS 438 Staff, Uiversity of Illiois 2 Multiple Access

More information

Switching Hardware. Spring 2018 CS 438 Staff, University of Illinois 1

Switching Hardware. Spring 2018 CS 438 Staff, University of Illinois 1 Switchig Hardware Sprig 208 CS 438 Staff, Uiversity of Illiois Where are we? Uderstad Differet ways to move through a etwork (forwardig) Read sigs at each switch (datagram) Follow a kow path (virtual circuit)

More information

Announcements. Reading. Project #4 is on the web. Homework #1. Midterm #2. Chapter 4 ( ) Note policy about project #3 missing components

Announcements. Reading. Project #4 is on the web. Homework #1. Midterm #2. Chapter 4 ( ) Note policy about project #3 missing components Aoucemets Readig Chapter 4 (4.1-4.2) Project #4 is o the web ote policy about project #3 missig compoets Homework #1 Due 11/6/01 Chapter 6: 4, 12, 24, 37 Midterm #2 11/8/01 i class 1 Project #4 otes IPv6Iit,

More information

TCP Internals. Spring 2018 CS 438 Staff, University of Illinois 1

TCP Internals. Spring 2018 CS 438 Staff, University of Illinois 1 TCP Iterals Sprig 2018 CS 438 Staff, Uiversity of Illiois 1 TCP Usage Model Coectio setup 3-way hadshake Data trasport Seder writes data TCP Breaks data ito segmets Seds each segmet over IP Retrasmits,

More information

Copyright 2010, Elsevier Inc. All rights Reserved

Copyright 2010, Elsevier Inc. All rights Reserved Computer Networks: A Systems Approach, 5e Larry L. Peterso ad Bruce S. Davie (Subset of topics) Gettig Coected Framig Error Detectio. Reliable Trasmissio Sharig: Etheret ad Multiple Access Networks, Wireless

More information

IS-IS in Detail. ISP Workshops

IS-IS in Detail. ISP Workshops IS-IS i Detail ISP Workshops These materials are licesed uder the Creative Commos Attributio-NoCommercial 4.0 Iteratioal licese (http://creativecommos.org/liceses/by-c/4.0/) Last updated 27 th November

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 20 Itroductio to Trasactio Processig Cocepts ad Theory Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Trasactio Describes local

More information

Basic allocator mechanisms The course that gives CMU its Zip! Memory Management II: Dynamic Storage Allocation Mar 6, 2000.

Basic allocator mechanisms The course that gives CMU its Zip! Memory Management II: Dynamic Storage Allocation Mar 6, 2000. 5-23 The course that gives CM its Zip Memory Maagemet II: Dyamic Storage Allocatio Mar 6, 2000 Topics Segregated lists Buddy system Garbage collectio Mark ad Sweep Copyig eferece coutig Basic allocator

More information

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design

CSC 220: Computer Organization Unit 11 Basic Computer Organization and Design College of Computer ad Iformatio Scieces Departmet of Computer Sciece CSC 220: Computer Orgaizatio Uit 11 Basic Computer Orgaizatio ad Desig 1 For the rest of the semester, we ll focus o computer architecture:

More information

Introduction to Wireless & Mobile Systems. Chapter 6. Multiple Radio Access Cengage Learning Engineering. All Rights Reserved.

Introduction to Wireless & Mobile Systems. Chapter 6. Multiple Radio Access Cengage Learning Engineering. All Rights Reserved. Itroductio to Wireless & Mobile Systems Chapter 6 Multiple Radio Access 1 Outlie Itroductio Multiple Radio Access Protocols Cotetio-based Protocols Pure ALOHA Slotted ALOHA CSMA (Carrier Sese Multiple

More information

CMPT 125 Assignment 2 Solutions

CMPT 125 Assignment 2 Solutions CMPT 25 Assigmet 2 Solutios Questio (20 marks total) a) Let s cosider a iteger array of size 0. (0 marks, each part is 2 marks) it a[0]; I. How would you assig a poiter, called pa, to store the address

More information

Switch Construction CS

Switch Construction CS Switch Costructio CS 00 Workstatio-Based Aggregate badwidth /2 of the I/O bus badwidth capacity shared amog all hosts coected to switch example: Gbps bus ca support 5 x 00Mbps ports (i theory) I/O bus

More information

Operating System Concepts. Operating System Concepts

Operating System Concepts. Operating System Concepts Chapter 4: Mass-Storage Systems Logical Disk Structure Logical Disk Structure Disk Schedulig Disk Maagemet RAID Structure Disk drives are addressed as large -dimesioal arrays of logical blocks, where the

More information

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5

Morgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5 Morga Kaufma Publishers 26 February, 28 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Set-Associative Cache Architecture Performace Summary Whe CPU performace icreases:

More information

Chapter 2: Non-hierarchical Coloured Petri Nets. 1`(1,"COL")++ 1`(2,"OUR")++ 1`(3,"ED ")++ 1`(4,"PET")++ 1`(5,"RI ")++ 1`(6,"NET") (n,d) AllPackets

Chapter 2: Non-hierarchical Coloured Petri Nets. 1`(1,COL)++ 1`(2,OUR)++ 1`(3,ED )++ 1`(4,PET)++ 1`(5,RI )++ 1`(6,NET) (n,d) AllPackets Modellig ad Validatio of ocurret Systems hapter 2: No-hierarchical Kurt Jese & Lars Michael Kristese {jese,lmristese} @cs.au.d lls s To Sed Sed NextSed 6 `(,"OL")++ `(2,"OUR")++ `(3,"E ")++ `(4,"PET")++

More information

Performance Analysis of Multiclass FIFO: Motivation, Difficulty and a Network Calculus Approach

Performance Analysis of Multiclass FIFO: Motivation, Difficulty and a Network Calculus Approach Performace Aalysis of Multiclass FIFO: Motivatio, Difficulty ad a Network alculus Approach Yumig Jiag Norwegia Uiversity of Sciece ad Techology (NTNU) 1 19 March 2014, 2d Workshop o Network alculus, Bamberg,

More information

. Written in factored form it is easy to see that the roots are 2, 2, i,

. Written in factored form it is easy to see that the roots are 2, 2, i, CMPS A Itroductio to Programmig Programmig Assigmet 4 I this assigmet you will write a java program that determies the real roots of a polyomial that lie withi a specified rage. Recall that the roots (or

More information

Python Programming: An Introduction to Computer Science

Python Programming: An Introduction to Computer Science Pytho Programmig: A Itroductio to Computer Sciece Chapter 6 Defiig Fuctios Pytho Programmig, 2/e 1 Objectives To uderstad why programmers divide programs up ito sets of cooperatig fuctios. To be able to

More information

Direct Link Communication I: Basic Techniques. Data Transmission. ignore carrier frequency, coding etc.

Direct Link Communication I: Basic Techniques. Data Transmission. ignore carrier frequency, coding etc. Direct Link Communication I: Basic Techniques Link speed unit: bps abstraction Data Transmission ignore carrier frequency, coding etc. Point-to-point link: wired or wireless includes broadcast case Interested

More information

Guide to Applying Online

Guide to Applying Online Guide to Applyig Olie Itroductio Respodig to requests for additioal iformatio Reportig: submittig your moitorig or ed of grat Pledges: submittig your Itroductio This guide is to help charities submit their

More information

Chapter 9. Pointers and Dynamic Arrays. Copyright 2015 Pearson Education, Ltd.. All rights reserved.

Chapter 9. Pointers and Dynamic Arrays. Copyright 2015 Pearson Education, Ltd.. All rights reserved. Chapter 9 Poiters ad Dyamic Arrays Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 9.1 Poiters 9.2 Dyamic Arrays Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Slide 9-3

More information

Computers and Scientific Thinking

Computers and Scientific Thinking Computers ad Scietific Thikig David Reed, Creighto Uiversity Chapter 15 JavaScript Strigs 1 Strigs as Objects so far, your iteractive Web pages have maipulated strigs i simple ways use text box to iput

More information

Ones Assignment Method for Solving Traveling Salesman Problem

Ones Assignment Method for Solving Traveling Salesman Problem Joural of mathematics ad computer sciece 0 (0), 58-65 Oes Assigmet Method for Solvig Travelig Salesma Problem Hadi Basirzadeh Departmet of Mathematics, Shahid Chamra Uiversity, Ahvaz, Ira Article history:

More information

Appendix D. Controller Implementation

Appendix D. Controller Implementation COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Appedix D Cotroller Implemetatio Cotroller Implemetatios Combiatioal logic (sigle-cycle); Fiite state machie (multi-cycle, pipelied);

More information

Politecnico di Milano Advanced Network Technologies Laboratory. Internet of Things. Projects

Politecnico di Milano Advanced Network Technologies Laboratory. Internet of Things. Projects Politecico di Milao Advaced Network Techologies Laboratory Iteret of Thigs Projects 2016-2017 Politecico di Milao Advaced Network Techologies Laboratory Geeral Rules Geeral Rules o Gradig 26/30 are assiged

More information

Recursion. Recursion. Mathematical induction: example. Recursion. The sum of the first n odd numbers is n 2 : Informal proof: Principle:

Recursion. Recursion. Mathematical induction: example. Recursion. The sum of the first n odd numbers is n 2 : Informal proof: Principle: Recursio Recursio Jordi Cortadella Departmet of Computer Sciece Priciple: Reduce a complex problem ito a simpler istace of the same problem Recursio Itroductio to Programmig Dept. CS, UPC 2 Mathematical

More information

Information Network 1 Transport layer: TCP. Youki Kadobayashi Doudou Fall NAIST

Information Network 1 Transport layer: TCP. Youki Kadobayashi Doudou Fall NAIST Iformatio Network 1 Trasport layer: TCP Youki Kadobayashi Doudou Fall NAIST Trasport layer: a birds-eye view Hosts maitai state for each trasport-layer edpoit Routers do t maitai per-host state H R R R

More information

Data diverse software fault tolerance techniques

Data diverse software fault tolerance techniques Data diverse software fault tolerace techiques Complemets desig diversity by compesatig for desig diversity s s limitatios Ivolves obtaiig a related set of poits i the program data space, executig the

More information

CMSC Computer Architecture Lecture 10: Caches. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 10: Caches. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 10: Caches Prof. Yajig Li Uiversity of Chicago Midterm Recap Overview ad fudametal cocepts ISA Uarch Datapath, cotrol Sigle cycle, multi cycle Pipeliig Basic idea,

More information

CS200: Hash Tables. Prichard Ch CS200 - Hash Tables 1

CS200: Hash Tables. Prichard Ch CS200 - Hash Tables 1 CS200: Hash Tables Prichard Ch. 13.2 CS200 - Hash Tables 1 Table Implemetatios: average cases Search Add Remove Sorted array-based Usorted array-based Balaced Search Trees O(log ) O() O() O() O(1) O()

More information

Chapter 4 Threads. Operating Systems: Internals and Design Principles. Ninth Edition By William Stallings

Chapter 4 Threads. Operating Systems: Internals and Design Principles. Ninth Edition By William Stallings Operatig Systems: Iterals ad Desig Priciples Chapter 4 Threads Nith Editio By William Stalligs Processes ad Threads Resource Owership Process icludes a virtual address space to hold the process image The

More information

Lecture 10 Collision resolution. Collision resolution

Lecture 10 Collision resolution. Collision resolution Lecture 10 Collisio resolutio Collisio resolutio May applicatios ivolve a iquiry over a shared chael, which ca be ivoked for: discovery of eighborig devices i ad hoc etworks, coutig the umber of RFID tags

More information

Overview Queueing Disciplines TCP Congestion Control Congestion Avoidance Mechanisms Quality of Service

Overview Queueing Disciplines TCP Congestion Control Congestion Avoidance Mechanisms Quality of Service Cogestio Cotrol Overview Queueig Disciplies TCP Cogestio Cotrol Cogestio Avoidace Mechaisms Quality of Service Sprig 2018 CS 438 Staff - Uiversity of Illiois 1 Today s Topic: Vacatios Sa Fracisco Moterey

More information

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 11: More Caches. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 11: More Caches Prof. Yajig Li Uiversity of Chicago Lecture Outlie Caches 2 Review Memory hierarchy Cache basics Locality priciples Spatial ad temporal How to access

More information

BOOLEAN MATHEMATICS: GENERAL THEORY

BOOLEAN MATHEMATICS: GENERAL THEORY CHAPTER 3 BOOLEAN MATHEMATICS: GENERAL THEORY 3.1 ISOMORPHIC PROPERTIES The ame Boolea Arithmetic was chose because it was discovered that literal Boolea Algebra could have a isomorphic umerical aspect.

More information

Lecture 1: Introduction and Strassen s Algorithm

Lecture 1: Introduction and Strassen s Algorithm 5-750: Graduate Algorithms Jauary 7, 08 Lecture : Itroductio ad Strasse s Algorithm Lecturer: Gary Miller Scribe: Robert Parker Itroductio Machie models I this class, we will primarily use the Radom Access

More information

Avid Interplay Bundle

Avid Interplay Bundle Avid Iterplay Budle Versio 2.5 Cofigurator ReadMe Overview This documet provides a overview of Iterplay Budle v2.5 ad describes how to ru the Iterplay Budle cofiguratio tool. Iterplay Budle v2.5 refers

More information

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Single-Cycle Disadvantages & Advantages

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Single-Cycle Disadvantages & Advantages COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 4 The Processor Pipeliig Sigle-Cycle Disadvatages & Advatages Clk Uses the clock cycle iefficietly the clock cycle must

More information

Message Integrity and Hash Functions. TELE3119: Week4

Message Integrity and Hash Functions. TELE3119: Week4 Message Itegrity ad Hash Fuctios TELE3119: Week4 Outlie Message Itegrity Hash fuctios ad applicatios Hash Structure Popular Hash fuctios 4-2 Message Itegrity Goal: itegrity (ot secrecy) Allows commuicatig

More information

Weston Anniversary Fund

Weston Anniversary Fund Westo Olie Applicatio Guide 2018 1 This guide is desiged to help charities applyig to the Westo to use our olie applicatio form. The Westo is ope to applicatios from 5th Jauary 2018 ad closes o 30th Jue

More information

CS 640 Introduction to Computer Networks. Role of data link layer. Today s lecture. Lecture16

CS 640 Introduction to Computer Networks. Role of data link layer. Today s lecture. Lecture16 Introduction to Computer Networks Lecture16 Role of data link layer Service offered by layer 1: a stream of bits Service to layer 3: sending & receiving frames To achieve this layer 2 does Framing Error

More information

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming

Lecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming Lecture Notes 6 Itroductio to algorithm aalysis CSS 501 Data Structures ad Object-Orieted Programmig Readig for this lecture: Carrao, Chapter 10 To be covered i this lecture: Itroductio to algorithm aalysis

More information

Using VTR Emulation on Avid Systems

Using VTR Emulation on Avid Systems Usig VTR Emulatio o Avid Systems VTR emulatio allows you to cotrol a sequece loaded i the Record moitor from a edit cotroller for playback i the edit room alog with other sources. I this sceario the edit

More information

The isoperimetric problem on the hypercube

The isoperimetric problem on the hypercube The isoperimetric problem o the hypercube Prepared by: Steve Butler November 2, 2005 1 The isoperimetric problem We will cosider the -dimesioal hypercube Q Recall that the hypercube Q is a graph whose

More information

CS211 Fall 2003 Prelim 2 Solutions and Grading Guide

CS211 Fall 2003 Prelim 2 Solutions and Grading Guide CS11 Fall 003 Prelim Solutios ad Gradig Guide Problem 1: (a) obj = obj1; ILLEGAL because type of referece must always be a supertype of type of object (b) obj3 = obj1; ILLEGAL because type of referece

More information

Our Learning Problem, Again

Our Learning Problem, Again Noparametric Desity Estimatio Matthew Stoe CS 520, Sprig 2000 Lecture 6 Our Learig Problem, Agai Use traiig data to estimate ukow probabilities ad probability desity fuctios So far, we have depeded o describig

More information

Administrivia. FEC vs. ARQ. Reliable Transmission FEC. Last time: Framing Error detection. FEC provides constant throughput and predictable delay

Administrivia. FEC vs. ARQ. Reliable Transmission FEC. Last time: Framing Error detection. FEC provides constant throughput and predictable delay FEC vs. ARQ Administrivia FEC provides constant throughput and predictable delay If high error rate, need long codes/complex circuitry Does not protect against all errors, or packet loss Last time: Framing

More information

Ch 9.3 Geometric Sequences and Series Lessons

Ch 9.3 Geometric Sequences and Series Lessons Ch 9.3 Geometric Sequeces ad Series Lessos SKILLS OBJECTIVES Recogize a geometric sequece. Fid the geeral, th term of a geometric sequece. Evaluate a fiite geometric series. Evaluate a ifiite geometric

More information

Sorting in Linear Time. Data Structures and Algorithms Andrei Bulatov

Sorting in Linear Time. Data Structures and Algorithms Andrei Bulatov Sortig i Liear Time Data Structures ad Algorithms Adrei Bulatov Algorithms Sortig i Liear Time 7-2 Compariso Sorts The oly test that all the algorithms we have cosidered so far is compariso The oly iformatio

More information

Threads and Concurrency in Java: Part 1

Threads and Concurrency in Java: Part 1 Cocurrecy Threads ad Cocurrecy i Java: Part 1 What every computer egieer eeds to kow about cocurrecy: Cocurrecy is to utraied programmers as matches are to small childre. It is all too easy to get bured.

More information

Bluetooth Basics. Bluetooth Overview

Bluetooth Basics. Bluetooth Overview Bluetooth Basics Bluetooth Overview Wireless techology for short-rage voice ad data commuicatio Low-cost ad low-power Provides a commuicatio platform betwee a wide rage of smart devices Not limited to

More information

Course Site: Copyright 2012, Elsevier Inc. All rights reserved.

Course Site:   Copyright 2012, Elsevier Inc. All rights reserved. Course Site: http://cc.sjtu.edu.c/g2s/site/aca.html 1 Computer Architecture A Quatitative Approach, Fifth Editio Chapter 2 Memory Hierarchy Desig 2 Outlie Memory Hierarchy Cache Desig Basic Cache Optimizatios

More information

Threads and Concurrency in Java: Part 1

Threads and Concurrency in Java: Part 1 Threads ad Cocurrecy i Java: Part 1 1 Cocurrecy What every computer egieer eeds to kow about cocurrecy: Cocurrecy is to utraied programmers as matches are to small childre. It is all too easy to get bured.

More information

CMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago

CMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago CMSC 22200 Computer Architecture Lecture 12: Virtual Memory Prof. Yajig Li Uiversity of Chicago A System with Physical Memory Oly Examples: most Cray machies early PCs Memory early all embedded systems

More information

UNIVERSITY OF MORATUWA

UNIVERSITY OF MORATUWA UNIVERSITY OF MORATUWA FACULTY OF ENGINEERING DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING B.Sc. Egieerig 2014 Itake Semester 2 Examiatio CS2052 COMPUTER ARCHITECTURE Time allowed: 2 Hours Jauary 2016

More information

Lower Bounds for Sorting

Lower Bounds for Sorting Liear Sortig Topics Covered: Lower Bouds for Sortig Coutig Sort Radix Sort Bucket Sort Lower Bouds for Sortig Compariso vs. o-compariso sortig Decisio tree model Worst case lower boud Compariso Sortig

More information

Alpha Individual Solutions MAΘ National Convention 2013

Alpha Individual Solutions MAΘ National Convention 2013 Alpha Idividual Solutios MAΘ Natioal Covetio 0 Aswers:. D. A. C 4. D 5. C 6. B 7. A 8. C 9. D 0. B. B. A. D 4. C 5. A 6. C 7. B 8. A 9. A 0. C. E. B. D 4. C 5. A 6. D 7. B 8. C 9. D 0. B TB. 570 TB. 5

More information

Computer Architecture ELEC3441

Computer Architecture ELEC3441 CPU-Memory Bottleeck Computer Architecture ELEC44 CPU Memory Lecture 8 Cache Dr. Hayde Kwok-Hay So Departmet of Electrical ad Electroic Egieerig Performace of high-speed computers is usually limited by

More information

DATA STRUCTURES. amortized analysis binomial heaps Fibonacci heaps union-find. Data structures. Appetizer. Appetizer

DATA STRUCTURES. amortized analysis binomial heaps Fibonacci heaps union-find. Data structures. Appetizer. Appetizer Data structures DATA STRUCTURES Static problems. Give a iput, produce a output. Ex. Sortig, FFT, edit distace, shortest paths, MST, max-flow,... amortized aalysis biomial heaps Fiboacci heaps uio-fid Dyamic

More information

Examples and Applications of Binary Search

Examples and Applications of Binary Search Toy Gog ITEE Uiersity of Queeslad I the secod lecture last week we studied the biary search algorithm that soles the problem of determiig if a particular alue appears i a sorted list of iteger or ot. We

More information

EE123 Digital Signal Processing

EE123 Digital Signal Processing Last Time EE Digital Sigal Processig Lecture 7 Block Covolutio, Overlap ad Add, FFT Discrete Fourier Trasform Properties of the Liear covolutio through circular Today Liear covolutio with Overlap ad add

More information

Introduction to OSPF. ISP Training Workshops

Introduction to OSPF. ISP Training Workshops Itroductio to OSPF ISP Traiig Workshops 1 OSPF p Ope Shortest Path First p Lik state or SPF techology p Developed by OSPF workig group of IETF (RFC 1247) p OSPFv2 stadard described i RFC2328 p Desiged

More information

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation

Improvement of the Orthogonal Code Convolution Capabilities Using FPGA Implementation Improvemet of the Orthogoal Code Covolutio Capabilities Usig FPGA Implemetatio Naima Kaabouch, Member, IEEE, Apara Dhirde, Member, IEEE, Saleh Faruque, Member, IEEE Departmet of Electrical Egieerig, Uiversity

More information

Chapter 11. Friends, Overloaded Operators, and Arrays in Classes. Copyright 2014 Pearson Addison-Wesley. All rights reserved.

Chapter 11. Friends, Overloaded Operators, and Arrays in Classes. Copyright 2014 Pearson Addison-Wesley. All rights reserved. Chapter 11 Frieds, Overloaded Operators, ad Arrays i Classes Copyright 2014 Pearso Addiso-Wesley. All rights reserved. Overview 11.1 Fried Fuctios 11.2 Overloadig Operators 11.3 Arrays ad Classes 11.4

More information

Big-O Analysis. Asymptotics

Big-O Analysis. Asymptotics Big-O Aalysis 1 Defiitio: Suppose that f() ad g() are oegative fuctios of. The we say that f() is O(g()) provided that there are costats C > 0 ad N > 0 such that for all > N, f() Cg(). Big-O expresses

More information

Floristic Quality Assessment (FQA) Calculator for Colorado User s Guide

Floristic Quality Assessment (FQA) Calculator for Colorado User s Guide Floristic Quality Assessmet (FQA) Calculator for Colorado User s Guide Created by the Colorado atural Heritage Program Last Updated April 2012 The FQA Calculator was created by Michelle Fik ad Joaa Lemly

More information

Pseudocode ( 1.1) Analysis of Algorithms. Primitive Operations. Pseudocode Details. Running Time ( 1.1) Estimating performance

Pseudocode ( 1.1) Analysis of Algorithms. Primitive Operations. Pseudocode Details. Running Time ( 1.1) Estimating performance Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Pseudocode ( 1.1) High-level descriptio of a algorithm More structured

More information

6.854J / J Advanced Algorithms Fall 2008

6.854J / J Advanced Algorithms Fall 2008 MIT OpeCourseWare http://ocw.mit.edu 6.854J / 18.415J Advaced Algorithms Fall 2008 For iformatio about citig these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. 18.415/6.854 Advaced Algorithms

More information

Recursive Procedures. How can you model the relationship between consecutive terms of a sequence?

Recursive Procedures. How can you model the relationship between consecutive terms of a sequence? 6. Recursive Procedures I Sectio 6.1, you used fuctio otatio to write a explicit formula to determie the value of ay term i a Sometimes it is easier to calculate oe term i a sequece usig the previous terms.

More information

CS 11 C track: lecture 1

CS 11 C track: lecture 1 CS 11 C track: lecture 1 Prelimiaries Need a CMS cluster accout http://acctreq.cms.caltech.edu/cgi-bi/request.cgi Need to kow UNIX IMSS tutorial liked from track home page Track home page: http://courses.cms.caltech.edu/courses/cs11/material

More information

CSC165H1 Worksheet: Tutorial 8 Algorithm analysis (SOLUTIONS)

CSC165H1 Worksheet: Tutorial 8 Algorithm analysis (SOLUTIONS) CSC165H1, Witer 018 Learig Objectives By the ed of this worksheet, you will: Aalyse the ruig time of fuctios cotaiig ested loops. 1. Nested loop variatios. Each of the followig fuctios takes as iput a

More information

Session Initiated Protocol (SIP) and Message-based Load Balancing (MBLB)

Session Initiated Protocol (SIP) and Message-based Load Balancing (MBLB) F5 White Paper Sessio Iitiated Protocol (SIP) ad Message-based Load Balacig (MBLB) The ability to provide ew ad creative methods of commuicatios has esured a SIP presece i almost every orgaizatio. The

More information

Security of Bluetooth: An overview of Bluetooth Security

Security of Bluetooth: An overview of Bluetooth Security Versio 2 Security of Bluetooth: A overview of Bluetooth Security Marjaaa Träskbäck Departmet of Electrical ad Commuicatios Egieerig mtraskba@cc.hut.fi 52655H ABSTRACT The purpose of this paper is to give

More information

Graphs. Minimum Spanning Trees. Slides by Rose Hoberman (CMU)

Graphs. Minimum Spanning Trees. Slides by Rose Hoberman (CMU) Graphs Miimum Spaig Trees Slides by Rose Hoberma (CMU) Problem: Layig Telephoe Wire Cetral office 2 Wirig: Naïve Approach Cetral office Expesive! 3 Wirig: Better Approach Cetral office Miimize the total

More information

An upper bound model for TCP and UDP throughput in IPv4 and IPv6

An upper bound model for TCP and UDP throughput in IPv4 and IPv6 ARTICLE IN PRESS Joural of Network ad Computer Applicatios 31 (2008) 585 602 www.elsevier.com/locate/jca A upper boud model for TCP ad UDP throughput i IPv4 ad IPv6 Eric Gamess, Ria Suro s Cetral Uiversity

More information

WYSE Academic Challenge Sectional Computer Science 2005 SOLUTION SET

WYSE Academic Challenge Sectional Computer Science 2005 SOLUTION SET WYSE Academic Challege Sectioal Computer Sciece 2005 SOLUTION SET 1. Correct aswer: a. Hz = cycle / secod. CPI = 2, therefore, CPI*I = 2 * 28 X 10 8 istructios = 56 X 10 8 cycles. The clock rate is 56

More information

Direct Link Communication I: Basic Techniques. Data Transmission. ignore carrier frequency, coding etc.

Direct Link Communication I: Basic Techniques. Data Transmission. ignore carrier frequency, coding etc. Direct Link Communication I: Basic Techniques Link speed unit: bps abstraction Data Transmission ignore carrier frequency, coding etc. Point-to-point link: wired or wireless includes broadcast case Interested

More information

Traffic Models and QoS

Traffic Models and QoS Traffic Models ad QoS TELE4642: Week9 Ackowledgemet: Some slides are adapted from Computer Networkig: A Top Dow Approach Featurig the Iteret, 2 d editio, J.F Kurose ad K.W. Ross All Rights Reserved, copyright

More information

Computer Network. Direct Link Networks Reliable Transmission. rev /2/2004 1

Computer Network. Direct Link Networks Reliable Transmission. rev /2/2004 1 Computer Network Direct Link Networks Reliable Transmission rev 1.01 24/2/2004 1 Outline Direct link networks (Ch. 2) Encoding Framing Error detection Reliable delivery Media access control Network Adapter

More information

n Explore virtualization concepts n Become familiar with cloud concepts

n Explore virtualization concepts n Become familiar with cloud concepts Chapter Objectives Explore virtualizatio cocepts Become familiar with cloud cocepts Chapter #15: Architecture ad Desig 2 Hypervisor Virtualizatio ad cloud services are becomig commo eterprise tools to

More information

Introduction to Network Technologies & Layered Architecture BUPT/QMUL

Introduction to Network Technologies & Layered Architecture BUPT/QMUL Itroductio to Network Techologies & Layered Architecture BUPT/QMUL 2018-3-12 Review What is the Iteret? How does it work? Whe & how did it come about? Who cotrols it? Where is it goig? 2 Ageda Basic Network

More information

n Maurice Wilkes, 1949 n Organize software to minimize errors. n Eliminate most of the errors we made anyway.

n Maurice Wilkes, 1949 n Organize software to minimize errors. n Eliminate most of the errors we made anyway. Bjare Stroustrup www.stroustrup.com/programmig Chapter 5 Errors Abstract Whe we program, we have to deal with errors. Our most basic aim is correctess, but we must deal with icomplete problem specificatios,

More information

CS 111 Green: Program Design I Lecture 27: Speed (cont.); parting thoughts

CS 111 Green: Program Design I Lecture 27: Speed (cont.); parting thoughts CS 111 Gree: Program Desig I Lecture 27: Speed (cot.); partig thoughts By Nascarkig - Ow work, CC BY-SA 4.0, https://commos.wikimedia.org/w/idex.php?curid=38671041 Robert H. Sloa (CS) & Rachel Poretsky

More information

Lecture 5. Counting Sort / Radix Sort

Lecture 5. Counting Sort / Radix Sort Lecture 5. Coutig Sort / Radix Sort T. H. Corme, C. E. Leiserso ad R. L. Rivest Itroductio to Algorithms, 3rd Editio, MIT Press, 2009 Sugkyukwa Uiversity Hyuseug Choo choo@skku.edu Copyright 2000-2018

More information

6.851: Advanced Data Structures Spring Lecture 17 April 24

6.851: Advanced Data Structures Spring Lecture 17 April 24 6.851: Advaced Data Structures Sprig 2012 Prof. Erik Demaie Lecture 17 April 24 Scribes: David Bejami(2012), Li Fei(2012), Yuzhi Zheg(2012),Morteza Zadimoghaddam(2010), Aaro Berstei(2007) 1 Overview Up

More information

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor. Part A Datapath Design COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter The Processor Part A path Desig Itroductio CPU performace factors Istructio cout Determied by ISA ad compiler. CPI ad

More information

CMSC22200 Computer Architecture Lecture 9: Out-of-Order, SIMD, VLIW. Prof. Yanjing Li University of Chicago

CMSC22200 Computer Architecture Lecture 9: Out-of-Order, SIMD, VLIW. Prof. Yanjing Li University of Chicago CMSC22200 Computer Architecture Lecture 9: Out-of-Order, SIMD, VLIW Prof. Yajig Li Uiversity of Chicago Admiistrative Stuff Lab2 due toight Exam I: covers lectures 1-9 Ope book, ope otes, close device

More information

1&1 Next Level Hosting

1&1 Next Level Hosting 1&1 Next Level Hostig Performace Level: Performace that grows with your requiremets Copyright 1&1 Iteret SE 2017 1ad1.com 2 1&1 NEXT LEVEL HOSTING 3 Fast page loadig ad short respose times play importat

More information

CMSC Computer Architecture Lecture 2: ISA. Prof. Yanjing Li Department of Computer Science University of Chicago

CMSC Computer Architecture Lecture 2: ISA. Prof. Yanjing Li Department of Computer Science University of Chicago CMSC 22200 Computer Architecture Lecture 2: ISA Prof. Yajig Li Departmet of Computer Sciece Uiversity of Chicago Admiistrative Stuff Lab1 out toight Due Thursday (10/18) Lab1 review sessio Tomorrow, 10/05,

More information

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe

Copyright 2016 Ramez Elmasri and Shamkant B. Navathe Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 18 Strategies for Query Processig Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio DBMS techiques to process a query Scaer idetifies

More information

Principles of Reliable Data Transfer

Principles of Reliable Data Transfer Principles of Reliable Data Transfer 1 Reliable Delivery Making sure that the packets sent by the sender are correctly and reliably received by the receiver amid network errors, i.e., corrupted/lost packets

More information

K-NET bus. When several turrets are connected to the K-Bus, the structure of the system is as showns

K-NET bus. When several turrets are connected to the K-Bus, the structure of the system is as showns K-NET bus The K-Net bus is based o the SPI bus but it allows to addressig may differet turrets like the I 2 C bus. The K-Net is 6 a wires bus (4 for SPI wires ad 2 additioal wires for request ad ackowledge

More information

Lecture 13: Validation

Lecture 13: Validation Lecture 3: Validatio Resampli methods Holdout Cross Validatio Radom Subsampli -Fold Cross-Validatio Leave-oe-out The Bootstrap Bias ad variace estimatio Three-way data partitioi Itroductio to Patter Recoitio

More information

9.1. Sequences and Series. Sequences. What you should learn. Why you should learn it. Definition of Sequence

9.1. Sequences and Series. Sequences. What you should learn. Why you should learn it. Definition of Sequence _9.qxd // : AM Page Chapter 9 Sequeces, Series, ad Probability 9. Sequeces ad Series What you should lear Use sequece otatio to write the terms of sequeces. Use factorial otatio. Use summatio otatio to

More information

Threads and Concurrency in Java: Part 2

Threads and Concurrency in Java: Part 2 Threads ad Cocurrecy i Java: Part 2 1 Waitig Sychroized methods itroduce oe kid of coordiatio betwee threads. Sometimes we eed a thread to wait util a specific coditio has arise. 2003--09 T. S. Norvell

More information

Master Informatics Eng. 2017/18. A.J.Proença. Memory Hierarchy. (most slides are borrowed) AJProença, Advanced Architectures, MiEI, UMinho, 2017/18 1

Master Informatics Eng. 2017/18. A.J.Proença. Memory Hierarchy. (most slides are borrowed) AJProença, Advanced Architectures, MiEI, UMinho, 2017/18 1 Advaced Architectures Master Iformatics Eg. 2017/18 A.J.Proeça Memory Hierarchy (most slides are borrowed) AJProeça, Advaced Architectures, MiEI, UMiho, 2017/18 1 Itroductio Programmers wat ulimited amouts

More information

Homework 1 Solutions MA 522 Fall 2017

Homework 1 Solutions MA 522 Fall 2017 Homework 1 Solutios MA 5 Fall 017 1. Cosider the searchig problem: Iput A sequece of umbers A = [a 1,..., a ] ad a value v. Output A idex i such that v = A[i] or the special value NIL if v does ot appear

More information

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor Advanced Issues

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 4. The Processor Advanced Issues COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 4 The Processor Advaced Issues Review: Pipelie Hazards Structural hazards Desig pipelie to elimiate structural hazards.

More information