Summary of basic structures
|
|
|
- Adrian Small
- 5 years ago
- Views:
Transcription
1 VHDL Summary of basic structures René Beuchat 1
2 Resume Lexical elements Reserved words Declarations Type declaration Subtype declaration Constant declaration Signal declaration Variable declaration 2
3 Resume (suite) Concurrent statements Signal assignment Process statement When statement With statement Sequential statements Variable assignment If statement Case statement Loop statement 3
4 Resume (suite) Operators Logic operators Arithmetic operators Comparisons 4
5 Resume (suite) Concatenation Attributes Type related attributes Array related attributes Simulation elements Wait statement Assert statement 5
6 Lexical elements Reserved words 6
7 7 Reserved words abs access after alias all and architecture array assert attribute begin block body buffer bus case component configuration constant disconnect downto label library linkage literal loop map mod nand new next nor not null of on open or others out package port procedure process pure range record register reject rem report return rol ror select severity shared signal sla sll sra srl subtype else elsif end entity exit file for function generate generic group guarded if impure in inertial inout is then to transport type unaffected units until use variable wait when While with xnor xor
8 Declarations Type declaration Subtype declaration Constant declaration Signal declaration Variable declaration 8
9 Type and library/package std library std ; use std.standard.all ; Type/subtype Values Package boolean False, true std.standard bit '0', '1' std.standard bit_vector array(natural range <>) of bit std.standard character NUL, SOH, 'a',..'z', '}', '~', DEL std.standard string array(positive range <>) of character std.standard integer std.standard natural 0.. integer'high std.standard positive 1.. integer'high std.standard real -1.0E308 to 1.0E308 std.standard!! Integer is not from (-2**31) but (2**31-1)!!! 9
10 Type and library/package ieee library ieee ; use ieee.std_logic_1164.all; Type/subtype Values Package std_ulogic 'U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-' ieee.std_logic_1164 std_logic resolved std_ulogic ieee.std_logic_1164 X01 'X', '0', '1', ieee.std_logic_1164 X01Z 'X', '0', '1', 'Z', ieee.std_logic_1164 UX01 'U', 'X', '0', '1', ieee.std_logic_1164 UX01Z 'U', 'X', '0', '1', 'Z', ieee.std_logic_1164 std_ulogic_vector std_logic_vector array(natural range <>) of std_ulogic array(natural range <>) of std_logic ieee.std_logic_1164 ieee.std_logic_
11 Type and library/package ieee Standard VHDL Synthesis Package (1076.3, NUMERIC_STD) library ieee ; use ieee.std_logic_1164.all; use ieee.numeric_std.all; Type/subtype Values Package unsigned array (natural range <>) of std_logic signed ieee.numeric_std ieee.numeric_std 11
12 Type and library/package ieee Standard VHDL Synthesis Package (1076.3, NUMERIC_BIT) library ieee ; use ieee.numeric_bit.all; Type/subtype Values Package unsigned array (natural range <>) of bit signed ieee.numeric_bit ieee.numeric_bit 12
13 Standard VHDL Synthesis Package (1076.3, NUMERIC_STD) Standard VHDL Synthesis Package (1076.3, NUMERIC_BIT) library ieee ; use ieee.std_logic_1164.all; use ieee.numeric_std.all; Type/subtype Values Package unsigned signed array (natural range <>) of std_logic ieee.numeric_std ieee.numeric_std library ieee ; use ieee.numeric_bit.all; Type/subtype Values Package unsigned signed array (natural range <>) of bit ieee.numeric_bit ieee.numeric_bit 13
14 Standard VHDL Synthesis Package (1076.3, NUMERIC_STD) Standard VHDL Synthesis Package (1076.3, NUMERIC_BIT) library ieee ; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; NOT TO BE USED ANYMORE -- from mentor Type/subtype Values Package unsigned signed array (natural range <>) of std_logic ieee.std_logic_arith ieee.std_logic_arith library ieee ; use ieee.numeric_bit.all; Type/subtype Values Package unsigned signed array (natural range <>) of bit ieee.numeric_bit ieee.numeric_bit 14
15 Numbers Integer on 32 bits, decimal by default to _456 _ allowed as separator base#...# 2#1011# 8#13# 16#B# binary octal hexadecimal 15
16 Numbers for std_logic_vector / signed / unsigned For std_logic_vector / signed / unsigned Character string as Facilities with base transformation B 1010_ X AC With X number of bits need to be a multiple of 4 (changed in VHDL 2008) 16
17 Component Component test generic (size: integer := 8); port( A, B : in std_logic_vector(size-1 downto 0); R : out std_logic_vector(size-1 downto 0) ); end component; 17
18 Entity mode in out inout buffer input only output only bidirectionnal output used as internal too 18
19 Entity generic and port library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; -- library for synthesis and simulation -- library for arithmec operations entity test is generic (size: integer := 8); port( A, B : in std_logic_vector(size-1 downto 0); R : out std_logic_vector(size-1 downto 0) ); end test; 19
20 Architecture architecture bhv1 of test is signal OperandA, OperandB : signed( size-1 downto 0); signal Result: signed (size-1 downto 0); begin OperandA <= signed(a); -- cast std_logic_vector to signed OperandB <= signed(b); Result <= OperandA + OperandB; -- Add R <= std_logic_vector(result); -- cast from signed to std_logic_vector; end bhv1; OR architecture bhv2 of test is signal OperandA, OperandB : signed( size-1 downto 0); signal Result: signed (size-1 downto 0); begin R <= std_logic_vector(signed(a) + signed(b)); -- same without internal signed number end bhv2; 20
21 Type declaration architecture a of e is begin end a; package p is end p; in the STD.STANDARD package: type boolean is (false, true); type bit is ('0', '1'); type character is (NUL, SOH, <...> '}', '~', DEL); type string is array(positive range <>) of character; type bit_vector is array(natural range <>) of bit; in the IEEE.STD_LOGIC_1164 package: type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-'); type std_ulogic_vector is array(natural range <>) of std_ulogic; in the IEEE.NUMERIC_STD package: type unsigned is array(natural range <>) of std_logic; type signed is array(natural range <>) of std_logic; 21
22 Subtype declaration architecture a of e is begin end a; package p is end p; in the STD.STANDARD package: subtype natural is integer range 0 to integer'high; subtype positive is integer range 1 to integer'high; in the IEEE.STD_LOGIC_1164 package: subtype std_logic is resolved std_ulogic; subtype X01 is resolved std_ulogic range 'X' to '1'; subtype X01Z is resolved std_ulogic range 'X' to 'Z'; subtype UX01 is resolved std_ulogic range 'U' to '1'; subtype UX01Z is resolved std_ulogic range 'U' to 'Z'; subtype byte is std_ulogic_vector(7 downto 0); subtype word is std_ulogic_vector(15 downto 0); subtype long_word is std_ulogic_vector(31 downto 0); subtype BCD_digit is unsigned(3 downto 0); subtype my_counter_type is unsigned(9 downto 0); subtype sine_wave_type is signed(15 downto 0); 22
23 Constant declaration architecture a of e is begin end a; package p is end p; constant bit_nb: positive := 4; constant min_value: positive := 1; constant max_value: positive := 2**bit_nb - 1; constant bit_nb: positive := 4; constant patt1: unsigned(bit_nb-1 downto 0) := "0101"; constant patt2: unsigned(bit_nb-1 downto 0) := "1010"; constant address_nb: positive := 4; constant data_register_address : natural:= 0; constant control_register_address : natural:= 1; constant interrupt_register_address: natural:= 2; constant status_register_address : natural:= 3; constant clock_period: time := 5 ns; constant access_time: time := 2 us; constant duty_cycle: time := 33.3 ms; constant reaction_time: time := 4 sec; constant teaching_period: time := 45 min; 23
24 Signal declaration architecture a of e is begin end a; signal s1, s2, s3: std_ulogic; signal sig1: std_ulogic; signal sig2: std_ulogic; signal sig3: std_ulogic; signal logic_out: std_ulogic; signal open_drain_out: std_logic; signal tri_state_out: std_logic; signal counter: unsigned(nb_bits-1 downto 0); signal double: unsigned(2*nb_bits-1 downto 0); signal sine: signed(nb_bits-1 downto 0); signal clock_internal: std_ulogic := '1'; 24
25 Component declaration architecture a of e is begin end a; component test generic (size: integer := 8); port( A, B : in std_logic_vector(size-1 downto 0); R : out std_logic_vector(size-1 downto 0) ); end component; 25
26 Variable declaration p: process (s_list) begin end process p; variable v1, v2, v3: std_ulogic; variable var1: std_ulogic; variable var2: std_ulogic; variable var3: std_ulogic; variable counter: unsigned(nb_bits-1 downto 0); variable double: unsigned(2*nb_bits-1 downto 0); variable sine: signed(nb_bits-1 downto 0); 26
27 Type conversion numeric_std std_logic_
28 Concurrent statements Signal assignment Conditional assignment: When statement With statement Process statement 28
29 Structural Component declaration Components connection/instantiation 29
30 Component declaration entity test generic (size: integer := 8); port( A, B : in std_logic_vector(size-1 downto 0); R : out std_logic_vector(size-1 downto 0) ); end component; architecture a of test is begin R <= A and B; -- and on bit to bit of A, B to R end a; component test generic (size: integer := 8); port( A, B : in std_logic_vector(size-1 downto 0); R : out std_logic_vector(size-1 downto 0) ); end component; 30
31 Components connection/instantiation entity try_component is generic (size: integer := 8); port( X, Y : in std_logic_vector(size-1 downto 0); Result : out std_logic_vector(size-1 downto 0) ); end entity; architecture a of try_component is component test generic (size: integer := 8); port( A, B : in std_logic_vector(size-1 downto 0); R : out std_logic_vector(size-1 downto 0) ); end component; signal topa, topb, topr : std_logic_vector(size-1 downto 0); begin U1: test generic map(size => size) port map( A => topa, B => topb, R => topr); end a; 31
32 Signal assignment architecture a of e is begin end a; y1 <= a; y2 <= a and b; y3 <= to_integer(a); y1 <= a; y2 <= a after 2 ns; y3 <= inertial a after 1 ns; y4 <= transport a after 4 ns; y5 <= reject 1 ns inertial a after 5 ns; y <= a and b after 5 ns; y <= '0', '1' after 2 ns, '0' after 4 ns, 'X' after 10 ns, '1' after 15 ns, '-' after 23 ns; 32
33 When statement (conditional assignment) architecture a of e is begin end a; y <= y <= x0 when sel = '0' else x1 when sel = '1' else '0'; x0 after 2 ns when sel = '0' else x1 after 3 ns when sel = '1'; 33
34 With statement (conditional assignment) architecture a of e is begin end a; mux: with sel select y <= x0 when "00", x1 when "01", x2 when "10", x3 when "11", 'X' when others; decoder: with binary_code select y <= transport "0001" after 2 ns when "00", "0010" after 5 ns when "01", "0100" after 3 ns when "10", "1000" after 4 ns when "11", "XXXX" when others; 34
35 Process statement architecture a of e is begin end a; mux: process(sel, x0, x1) begin if sel = '0' then y <= x0; elsif sel = '1' then y <= x1; else y <= 'X'; end if; end process mux; count: process(reset, clock) begin if reset = '1' then counter <= (others => '0'); elsif rising_edge(clock) then counter <= counter + 1; end if; end process count; 35
36 Sequential statements in a process Variable assignment := If statement Case statement Loop statement 36
37 Variable assignment p: process (s_list) begin end process p; y1 := a; y2 := a and b; y3 := to_integer(a); Variables are available in a process only. In a process, the variable assignment is evaluated and assigned immediately The new value is available for immediate use in a next statement 37
38 if statement p: process (s_list) begin end process p; if gate = '1' then q <= d; end if; if sel = '0' then y1 <= x0; y2 <= x1; y3 <= '0'; else y1 <= x1; y2 <= x0; y3 <= '1'; end if; if sel = '0' then y <= x0; else y <= x1; end if; if sel = 0 then y <= x0; elsif sel = 1 then y <= x1; elsif sel = 2 then y <= x2; else y <= x3; end if; 38
39 case statement p: process (s_list) begin end process p; case sel is when "00" => y <= x0; when "01" => y <= x1; when "10" => y <= x2; when "11" => y <= x3; when others => null; end case; case value is when 1 => nbits <= 1; when 2 3 => nbits <= 2; when 4 to 7 => nbits <= 3; when 8 to 15 => nbits <= 4; when others => nbits <= 0; end case; case opcode is when add => y1 <= x0; y2 <= x1; when sub => y1 <= x1; y2 <= x0; when others => null; end case; case to_integer(sel) is when 0 => y <= x0 after 1 ns; when 1 => y <= x1 after 1 ns; when 2 => y <= x2 after 1 ns; when 3 => y <= x3 after 1 ns; when others => y <= 'X'; end case; 39
40 Loop statement p: process (s_list) begin end process p; for xindex in 1 to xsize loop for yindex in 1 to ysize loop if xindex = yindex then y(xindex, yindex) <= '1'; else y(xindex, yindex) <= '0'; end if; end loop; end loop; multipl: for indexb in 0 to nbits-1 loop partialprod: for indexa in nbits-1 downto 0 loop partprod(indexa) <= a(indexa) and b(indexb); end loop partialprod; cumsum(indexb+1) <= cumsum(indexb) + partprod; end loop multipl; 40
41 Operators Logic operators Arithmetic operators Comparisons Concatenation 41
42 Logic operators (from ieee.std_logic_1164) operator not and or xor nand nor xnor description inversion logical AND logical OR exclusive-or NAND-function NOR-function exclusive-nor 42
43 Logic operators (from ieee.numeric_std) operator not and or xor nand nor xnor non compatible VHDL description inversion logical AND logical OR exclusive-or NAND-function NOR-function exclusive-nor SHIFT_LEFT sll logical shift left SHIFT_RIGHT srl logical shift right ROTATE_LEFT rol rotate left ROTATE_RIGHT ror rotate right 43
44 Logic operators if (a = '1') and (b = '1') then y <= '1'; else y <= '0'; end if; y <= a and b; if (a and b) = '1' then y <= '1'; else y <= '0'; end if; count <= count sll 3; 44
45 Arithmetic operators operator description + addition - substraction * multiplication / division ** power abs absolute value mod modulo rem reminder of the division sla arithmetic shift left sra arithmetic shift right 45
46 Arithmetic operators maxunsigned <= 2**nBits - 1; maxsigned <= 2**(nBits-1) - 1; 46
47 Comparisons operator description = equal to /= not equal to < smaller than > greater than <= smaller than or equal to >= greater than or equal to 47
48 Comparisons if counter > 0 then counter <= counter -1; end if; if counter /= 0 then counterrunning <= '1'; else counterrunning <= '0'; end if; 48
49 Concatenation operator & description concatenation address <= "1111" & "1100"; constant CLR: std_logic_vector(1 to 4) := "0000"; constant ADD: std_logic_vector(1 to 4) := "0001"; constant CMP: std_logic_vector(1 to 4) := "0010"; constant BRZ: std_logic_vector(1 to 4) := "0011"; constant R0 : std_logic_vector(1 to 2) := "00"; constant DC : std_logic_vector(1 to 2) := "--"; constant reg : std_logic := '0'; constant imm : std_logic := '1'; type ROMArrayType is array(0 to 255) of std_logic_vector(1 to 9); constant ROMArray: ROMArrayType := ( 0 => ( CLR & DC & R0 & reg ), 1 => ( ADD &"01"& R0 & imm ), 2 => ( CMP &"11"& R0 & imm ), 3 => ( BRZ & "0001" & '-' ), 4 to romarray'length-1 => (others => '0') ); 49
50 Attributes Type related attributes Array related attributes 50
51 Type related attributes ATTRIBUTE T base T left T right T high T low T pos(x) T val(n) T succ(x) T pred(x) T leftof(x) T rightof(x) RESULT the base type of T the left bound of T the right bound of T the upper bound of T the lower bound of T the position number of X in T the value of position number N in T the successor of X in T the predecessor of X in T the element left of X in T the element right of X in T 51
52 Type related attributes signal counterint: unsigned; signal count1: unsigned(counter'range); signal count2: unsigned(counter'length-1 downto 0); flip: process(count1) begin for index in count1'low to count1'high loop count2(index) <= count1(count1'length-index); end loop; end process flip; 52
53 Array related attributes ATTRIBUTE A left A right A high A low A range A reverse_range A length RESULT the left bound of A the right bound of A the upper bound of A the lower bound of A the range of A the range of A in reverse order the size of the range of A 53
54 Array related attributes type statetype is (reset, wait, go); signal state: statetype; evalnextstate: process(reset, clock) begin if reset = '1' then state <= statetype'left; elsif rising_edge(clock) then end if; end process evalnextstate; 54
55 Simulation elements Wait statement Assert statement 55
56 Wait statement test: process begin testmode <= '0'; databyte <= " "; startsend <= '1'; wait for 4*clockPeriod; startsend <= '0'; wait for 8*clockPeriod; testmode <= '1'; databyte <= " "; startsend <= '1'; wait for 4*clockPeriod; startsend <= '0'; wait; end process test; p: process (s_list) begin end process p; test: process begin a <= '0'; b <= '0'; wait for simulstep; error <= y xor '0'; a <= '1'; b <= '1'; wait for simulstep; error <= y xor '1'; end process test; test: process begin playvectors: for index in stimuli range loop databyte <= stimuli(index); wait for clockperiod; assert codedword = expected(index); wait for clockperiod; end loop playvectors; wait; end process test; 56
57 Assert statement p: process (s_list) begin end process p; assert output = '1'; assert output = '1' report "output was '0'!" severity error; assert output = '1' report "output was '0'!"; in the STD.STANDARD package: type severity_level is ( note, warning, error, failure); 57
58 Resume Resume 2 Lexical elements 6 Declarations 8 Type and library/package 9 Numbers 15 Entity mode 18 Entity port/generic 19 Component 17 Architecture 20 Concurrent statements 28 Sequential statements 34 Operators 39 Attributes 48 Simulation elements 53 Arithmetic operators 43 Array related attributes 51 Assert statement 55 Case statement 37 Comparisons 45 Concatenation 47 Constant declaration 23 If statement 36 Logic operators 40 Loop statement 38 Process statement 33 Reserved words 7 Type declaration 21 Type related attributes 49 Signal assignment 30 Signal declaration 24 Subtype declaration 22 Variable assignment 35 Variable declaration 26 Wait statement 54 When statement 31 With statement 32 58
59 ToDo Some examples DFF Reset State machine Counter Generate Integer <->(un)signed <-> std_logic_vector 59
Declarations. Lexical elements. Type declaration Subtype declaration Constant declaration Signal declaration Variable declaration.
Lexical elements Declarations Reserved words Type declaration Subtype declaration Constant declaration Signal declaration Variable declaration page 1 page 3 Type declaration Reserved words architecture
CSCI Lab 3. VHDL Syntax. Due: Tuesday, week6 Submit to: \\fs2\csci250\lab-3\
![CSCI Lab 3. VHDL Syntax. Due: Tuesday, week6 Submit to: \\fs2\csci250\lab-3\](/thumbs/74/70459415.jpg "CSCI Lab 3. VHDL Syntax. Due: Tuesday, week6 Submit to: \\fs2\csci250\lab-3\")
CSCI 250 - Lab 3 VHDL Syntax Due: Tuesday, week6 Submit to: \\fs2\csci250\lab-3\ Objectives 1. Learn VHDL Valid Names 2. Learn the presentation of Assignment and Comments 3. Learn Modes, Types, Array,
Synthesis from VHDL. Krzysztof Kuchcinski Department of Computer Science Lund Institute of Technology Sweden
Synthesis from VHDL Krzysztof Kuchcinski Krzysztof.Kuchcinski@cs.lth.se Department of Computer Science Lund Institute of Technology Sweden March 23, 2006 Kris Kuchcinski (LTH) Synthesis from VHDL March
Review of Digital Design with VHDL
Review of Digital Design with VHDL Digital World Digital world is a world of 0 and 1 Each binary digit is called a bit Eight consecutive bits are called a byte Hexadecimal (base 16) representation for
5. 0 VHDL OPERATORS. The above classes are arranged in increasing priority when parentheses are not used.
Filename= ch5.doc 5. 0 VHDL OPERATORS There are seven groups of predefined VHDL operators: 1. Binary logical operators: and or nand nor xor xnor 2. Relational operators: = /= < >= 3. Shifts operators:
ECOM4311 Digital Systems Design
ECOM 4311 Digital Systems Design Eng. Monther Abusultan Computer Engineering Dept. Islamic University of Gaza Page 1 Agenda 1. VHDL : Data Types Cont d 2. VHDL : Operators 3. VHDL : Signal Assignments
Abi Farsoni, Department of Nuclear Engineering and Radiation Health Physics, Oregon State University
Hardware description language (HDL) Intended to describe circuits textually, for a computer to read Evolved starting in the 1970s and 1980s Popular languages today include: VHDL Defined in 1980s by U.S.
BASIC VHDL LANGUAGE ELEMENTS AND SEMANTICS. Lecture 7 & 8 Dr. Tayab Din Memon
BASIC VHDL LANGUAGE ELEMENTS AND SEMANTICS Lecture 7 & 8 Dr. Tayab Din Memon Outline Data Objects Data Types Operators Attributes VHDL Data Types VHDL Data Objects Signal Constant Variable File VHDL Data
Hardware Description Language VHDL (1) Introduction
Hardware Description Language VHDL (1) Introduction Digital Radiation Measurement and Spectroscopy NE/RHP 537 Introduction Hardware description language (HDL) Intended to describe circuits textually, for
CPE/EE 422/522. Chapter 8 - Additional Topics in VHDL. Dr. Rhonda Kay Gaede UAH. 8.1 Attributes - Signal Attributes that return a value
CPE/EE 422/522 Chapter 8 - Additional Topics in VHDL Dr. Rhonda Kay Gaede UAH 1 8.1 Attributes - Signal Attributes that return a value A event true if a has just occurred A active true if A has, even if
Contents. Appendix D VHDL Summary Page 1 of 23
Appendix D VHDL Summary Page 1 of 23 Contents Appendix D VHDL Summary...2 D.1 Basic Language Elements...2 D.1.1 Comments...2 D.1.2 Identifiers...2 D.1.3 Data Objects...2 D.1.4 Data Types...2 D.1.5 Data
Hardware Modeling. VHDL Syntax. Vienna University of Technology Department of Computer Engineering ECS Group
Hardware Modeling VHDL Syntax Vienna University of Technology Department of Computer Engineering ECS Group Contents Identifiers Types & Attributes Operators Sequential Statements Subroutines 2 Identifiers
Logic and Computer Design Fundamentals VHDL. Part 1 Chapter 4 Basics and Constructs
Logic and Computer Design Fundamentals VHDL Part Chapter 4 Basics and Constructs Charles Kime & Thomas Kaminski 24 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Overview
Outline CPE 626. Advanced VLSI Design. Lecture 4: VHDL Recapitulation (Part 2) Signals. Variables. Constants. Variables vs.
CPE 626 Lecture 4: VHDL Recapitulation (Part 2) Aleksandar Milenkovic http://www.ece.uah.edu/~milenka http://www.ece.uah.edu/~milenka/cpe626-04f/ milenka@ece.uah.edu Assistant Professor Electrical and
VHDL Packages for Synthesis Base Types Standard bit types may be used Typically IEEE 1164 Std. types are used. CPE 528: Session #9
CPE 528: Session #9 Department of Electrical and Computer Engineering University of Alabama in Huntsville VHDL Packages for Synthesis Base Types Standard bit types may be used Typically IEEE 1164 Std.
IT T35 Digital system desigm y - ii /s - iii
UNIT - V Introduction to Verilog Hardware Description Language Introduction HDL for combinational circuits Sequential circuits Registers and counters HDL description for binary multiplier. 5.1 INTRODUCTION
C-Based Hardware Design
LECTURE 6 In this lecture we will introduce: The VHDL Language and its benefits. The VHDL entity Concurrent and Sequential constructs Structural design. Hierarchy Packages Various architectures Examples
EE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 4 Introduction to VHDL
EE 459/500 HDL Based Digital Design with Programmable Logic Lecture 4 Introduction to VHDL Read before class: Chapter 2 from textbook (first part) Outline VHDL Overview VHDL Characteristics and Concepts
VHDL. Official Definition: VHSIC Hardware Description Language VHISC Very High Speed Integrated Circuit
VHDL VHDL Official Definition: VHSIC Hardware Description Language VHISC Very High Speed Integrated Circuit VHDL Alternative (Student Generated) Definition Very Hard Digital Logic language VHDL Design
Introduction to VHDL. Main language concepts
Introduction to VHDL VHSIC (Very High Speed Integrated Circuit) Hardware Description Language Current standard is IEEE 1076-1993 (VHDL-93). Some tools still only support VHDL-87. Tools used in the lab
ECE4401 / CSE3350 ECE280 / CSE280 Digital Design Laboratory
ECE4401 / CSE3350 ECE280 / CSE280 Digital Design Laboratory Instructor John Chandy Office: ITEB 437 Office Hours: W10-12 Tel: (860) 486-5047 Email: john.chandy@uconn chandy@uconn.edu Class home page: HuskyCT
COVER SHEET: Total: Regrade Info: 1 (8 points) 2 ( 8 points) 3 (16 points) 4 (16 points) 5 (16 points) 6 (16 points) 7 (16 points) 8 (8 points)
EEL 4712 Midterm 1 Spring 2010 VERSION 1 Name: UFID: IMPORTANT: Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong. As always, the best answer
EEL 4783: Hardware/Software Co-design with FPGAs
EEL 4783: Hardware/Software Co-design with FPGAs Lecture 9: Short Introduction to VHDL* Prof. Mingjie Lin * Beased on notes of Turfts lecture 1 What does HDL stand for? HDL is short for Hardware Description
ELCT 501: Digital System Design
ELCT 501: Digital System Lecture 4: CAD tools (Continued) Dr. Mohamed Abd El Ghany, Basic VHDL Concept Via an Example Problem: write VHDL code for 1-bit adder 4-bit adder 2 1-bit adder Inputs: A (1 bit)
Inthis lecture we will cover the following material:
Lecture #8 Inthis lecture we will cover the following material: The standard package, The std_logic_1164 Concordia Objects & data Types (Signals, Variables, Constants, Literals, Character) Types and Subtypes
Design units can NOT be split across different files
Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical elements, program format, data types and operators A VHDL program consists of a collection
VHDL Testbench. Test Bench Syntax. VHDL Testbench Tutorial 1. Contents
VHDL Testbench Tutorial 1 Contents 1 VHDL Testbench 2 Test Bench Syntax 3 Testbench Example: VHDL Code for Up Down Binary Counter 4 VHDL Testbench code for up down binary counter 5 Testbench Waveform for
Lecture 3: Modeling in VHDL. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 3: Modeling in VHDL VHDL: Overview 2 VHDL VHSIC Hardware Description Language VHSIC=Very High Speed Integrated Circuit Programming language for modelling of hardware
VHDL BASIC ELEMENTS INTRODUCTION
VHDL BASIC ELEMENTS INTRODUCTION VHDL Basic elements Identifiers Basic identifiers Extended identifiers Data Objects Constant Variable Signal File Data Types Scalar Composite Access File type Identifiers
Outline CPE 626. Advanced VLSI Design. Lecture 3: VHDL Recapitulation. Intro to VHDL. Intro to VHDL. Entity-Architecture Pair
Outline CPE 626 Lecture 3: VHDL Recapitulation Aleksandar Milenkovic http://www.ece.uah.edu/~milenka http://www.ece.uah.edu/~milenka/cpe626-04f/ milenka@ece.uah.edu Assistant Professor Electrical and Computer
VHDL Lexical Elements
1 Design File = Sequence of Lexical Elements && Separators (a) Separators: Any # of Separators Allowed Between Lexical Elements 1. Space character 2. Tab 3. Line Feed / Carriage Return (EOL) (b) Lexical
VHDL And Synthesis Review
VHDL And Synthesis Review VHDL In Detail Things that we will look at: Port and Types Arithmetic Operators Design styles for Synthesis VHDL Ports Four Different Types of Ports in: signal values are read-only
!"#$%&&"'(')"*+"%,%-".#"'/"'.001$$"
!"#$%&&"'(')"*+"%,%-".#"'/"'.001$$"!!"#$%&'#()#*+"+#,-."/0110#230#4."50",+"+#)6# 6+-+#(.6+-0#)4475.8)60#0/#.65-0#230#9+**+"+# 2.48).-0#(.6+-0#! 2+"*5."5*:#,."/0110#;)**0! *),".6*:#-.99-0*0"5."+#2+660,.40"5)#;)*)2)#
Performance Engineering of Real-Time and Embedded Systems. Introduction to VHDL
Performance Engineering of Real-Time and Embedded Systems Introduction to VHDL VHDL designs are decomposed into blocks. A block has an entity/architecture pair. Entity describes the interface Architecture
Introduction to the VHDL language. VLSI Digital Design
Introduction to the VHDL Hardware description language 1. Introduction 2. Basic elements 3. Scalar data types 4. Composed data types 5. Basic constructs (system definition) 6. Data flow description level
ECE 3401 Lecture 10. More on VHDL
ECE 3401 Lecture 10 More on VHDL Outline More on VHDL Some VHDL Basics Data Types Operators Delay Models VHDL for Simulation VHDL for Synthesis 1 Data Types Every signal has a type, type specifies possible
Outline. CPE/EE 422/522 Advanced Logic Design L07. Review: JK Flip-Flop Model. Review: VHDL Program Structure. Review: VHDL Models for a MUX
Outline CPE/EE 422/522 Advanced Logic Design L07 Electrical and Computer Engineering University of Alabama in Huntsville What we know How to model Combinational Networks in VHDL Structural, Dataflow, Behavioral
VHDL Part 2. What is on the agenda? Basic VHDL Constructs. Examples. Data types Objects Packages and libraries Attributes Predefined operators
VHDL Part 2 Some of the slides are taken from http://www.ece.uah.edu/~milenka/cpe428-02s/ What is on the agenda? Basic VHDL Constructs Data types Objects Packages and libraries Attributes Predefined operators
Building Blocks. Entity Declaration. Entity Declaration with Generics. Architecture Body. entity entity_name is. entity register8 is
Building Blocks Entity Declaration entity entity_name is [signal] identifier {, identifier}: [mode] signal_type {; [signal] identifier {, identifier}: [mode] signal_type}); end [entity ] [entity_name];
310/ ICTP-INFN Advanced Tranining Course on FPGA and VHDL for Hardware Simulation and Synthesis 27 November - 22 December 2006
310/1780-10 ICTP-INFN Advanced Tranining Course on FPGA and VHDL for Hardware Simulation and Synthesis 27 November - 22 December 2006 VHDL & FPGA - Session 2 Nizar ABDALLH ACTEL Corp. 2061 Stierlin Court
COE 405 Design Methodology Based on VHDL
COE 405 Design Methodology Based on VHDL Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Elements of VHDL Top-Down Design Top-Down Design with
Getting Started with VHDL
Getting Started with VHDL VHDL code is composed of a number of entities Entities describe the interface of the component Entities can be primitive objects or complex objects Architectures are associated
Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis. 26 October - 20 November, 2009
2065-15 Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis 26 October - 20 November, 2009 FPGA Architectures & VHDL Introduction to Synthesis Nizar Abdallah ACTEL Corp.2061
Hardware Modeling. VHDL Basics. ECS Group, TU Wien
Hardware Modeling VHDL Basics ECS Group, TU Wien VHDL Basics 2 Parts of a Design Unit Entity Architecture Configuration Package Package Package Body Library How to create a Design Unit? Interface to environment
VHDL for FPGA Design. by : Mohamed Samy
VHDL for FPGA Design by : Mohamed Samy VHDL Vhdl is Case insensitive myvar = myvar = MYVAR IF = if = if Comments start with -- Comments can exist anywhere in the line Semi colon indicates the end of statements
EECE-4740/5740 Advanced VHDL and FPGA Design. Lecture 3 Concurrent and sequential statements
EECE-4740/5740 Advanced VHDL and FPGA Design Lecture 3 Concurrent and sequential statements Cristinel Ababei Marquette University Department of Electrical and Computer Engineering Overview Components hierarchy
[1] Douglas L. Perry, VHDL, third edition, ISBN , McRaw- Hill Series on Computer Engineering.
![[1] Douglas L. Perry, VHDL, third edition, ISBN , McRaw- Hill Series on Computer Engineering.](/thumbs/78/78365055.jpg "[1] Douglas L. Perry, VHDL, third edition, ISBN , McRaw- Hill Series on Computer Engineering.")
Lecture 12 1 Reference list [1] Douglas L. Perry, VHDL, third edition, ISBN 0-07-049436-3, McRaw- Hill Series on Computer Engineering. [2] Kevin Skahil, VHDL for programmable logic, ISBN 0-201-89586-2
VHDL is a hardware description language. The code describes the behavior or structure of an electronic circuit.
VHDL is a hardware description language. The code describes the behavior or structure of an electronic circuit. Its main applications include synthesis of digital circuits onto CPLD/FPGA (Complex Programmable
VHDL. Douglas L. Perry. Third Edition
VHDL Douglas L. Perry Third Edition McGraw-Hill New York San Francisco Washington, D.C. Auckland Bogota Caracas Lisbon London Madrid Mexico City Milan Montreal New Delhi San Juan Singapore Sydney Tokyo
VHDL. ELEC 418 Advanced Digital Systems Dr. Ron Hayne. Images Courtesy of Cengage Learning
VHDL ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Cengage Learning Design Flow 418_02 2 VHDL Modules 418_02 3 VHDL Libraries library IEEE; use IEEE.std_logic_1164.all; std_logic Single-bit
1 ST SUMMER SCHOOL: VHDL BOOTCAMP PISA, JULY 2013
MARIE CURIE IAPP: FAST TRACKER FOR HADRON COLLIDER EXPERIMENTS 1 ST SUMMER SCHOOL: VHDL BOOTCAMP PISA, JULY 2013 Introduction to VHDL Calliope-Louisa Sotiropoulou PhD Candidate/Researcher Aristotle University
VHDL 3 BASIC OPERATORS AND ARCHITECTURE BODY. Design descriptions & design constructions examples are taken from foundation series examples
1 VHDL 3 BASIC OPERATORS AND ARCHITECTURE BODY Design descriptions & design constructions examples are taken from foundation series examples 2 What we have done in Lab 1 entity AND_Gate is port ( a : in
A bird s eye view on VHDL!
Advanced Topics on Heterogeneous System Architectures A bird s eye view on VHDL Politecnico di Milano Conference Room, Bld 20 19 November, 2015 Antonio R. Miele Marco D. Santambrogio Politecnico di Milano
VHDL for Complex Designs
ELEC 379 : DESIGN OF DIGITAL AND MICROCOMPUTER SYSTEMS 1998/99 WINTER SESSION, TERM 2 VHDL for Complex Designs This lecture covers VHDL features that are useful when designing complex logic circuits. After
Basic Language Concepts
Basic Language Concepts Sudhakar Yalamanchili, Georgia Institute of Technology ECE 4170 (1) Describing Design Entities a sum b carry Primary programming abstraction is a design entity Register, logic block,
Basic Language Constructs of VHDL
Basic Language Constructs of VHDL Chapter 3 1 Outline 1. Basic VHDL program 2. Lexical elements and program format 3. Objects 4. Data type and operators Chapter 3 2 1. Basic VHDL program Chapter 3 3 Design
Very High Speed Integrated Circuit Har dware Description Language
Very High Speed Integrated Circuit Har dware Description Language Industry standard language to describe hardware Originated from work in 70 s & 80 s by the U.S. Departm ent of Defence Root : ADA Language
VHDL kod yerleşimi. kütüphaneler. Dış görünüş (entity: varlık) İşleyişi, yapısı (architecture: mimari)
VHDL Basics VHDL kod yerleşimi library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; kütüphaneler entity and_gate_3_1 is port ( a:in std_logic; b:in
Introduction to VHDL
Introduction to VHDL Agenda Introduce VHDL Basic VHDL constructs Implementing circuit functions Logic, Muxes Clocked Circuits Counters, Shifters State Machines FPGA design and implementation issues FPGA
VHDL Instant. Table of contents. History
VHDL Instant This document aims at giving essential information on VHDL syntax including small examples. It does not provide a complete coverage of the language. History v1.0 2002 Initial version. v1.1
Sintaksa VHDL jezika - podsjetnik -
Sintaksa VHDL jezika - podsjetnik - -- Učitavanje biblioteka library ; -- Import all the declarations in a package use ..all; -- Import a specific declaration
VHDL in 1h. Martin Schöberl
VHDL in 1h Martin Schöberl VHDL /= C, Java, Think in hardware All constructs run concurrent Different from software programming Forget the simulation explanation VHDL is complex We use only a small subset
Lecture 4. VHDL Fundamentals. George Mason University
Lecture 4 VHDL Fundamentals George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 3, Basic Language Constructs of VHDL 2 Design Entity ECE 448 FPGA and ASIC Design with
VHDL 200X: The Future of VHDL
VHDL 200X: The Future of VHDL By Jim Lewis VHDL Training Team Leader VHDL-200X Fast Track jim@synthworks.com Lewis 1 MAPLD 2005 / P255 VHDL-200X: The Future of VHDL Currently the work is being funded through
Lecture 5: State Machines, Arrays, Loops. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 5: State Machines, Arrays, Loops BCD to Excess-3 (XS 3 ) Code Converter Example: Fig. 2-53 2 Easier to use one type of code (e.g. XS 3 ) over the other type (e.g. BCD)
Elektrotechnik und Informationstechnik, Stiftungsprofessur hochparallele VLSI Systeme und Neuromikroelektronik. Oberseminar Informationstechnik
Elektrotechnik und Informationstechnik, Stiftungsprofessur hochparallele VLSI Systeme und Neuromikroelektronik Oberseminar Informationstechnik Reminder: Project Work Project Work ONE system ACCOUNT for
VHDL: skaitmeninių įtaisų projektavimo kalba. 2 paskaita Pradmenys
VHDL: skaitmeninių įtaisų projektavimo kalba 2 paskaita Pradmenys Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical elements, program format,
ECE 545 Lecture 8. Data Flow Description of Combinational-Circuit Building Blocks. George Mason University
ECE 545 Lecture 8 Data Flow Description of Combinational-Circuit Building Blocks George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 7, Combinational Circuit Design:
Computer-Aided Digital System Design VHDL
بس م اهلل الر حم ن الر حی م Iran University of Science and Technology Department of Computer Engineering Computer-Aided Digital System Design VHDL Ramin Rajaei ramin_rajaei@ee.sharif.edu Modeling Styles
ECOM 4311 Digital System Design using VHDL. Chapter 7
ECOM 4311 Digital System Design using VHDL Chapter 7 Introduction A design s functionality should be verified before its description is synthesized. A testbench is a program used to verify a design s functionality
Introduction to VHDL #1
ECE 3220 Digital Design with VHDL Introduction to VHDL #1 Lecture 3 Introduction to VHDL The two Hardware Description Languages that are most often used in industry are: n VHDL n Verilog you will learn
VHDL-2008: Why It Matters by Jim Lewis, SynthWorks VHDL Training
VHDL-2008: Why It Matters by Jim Lewis, SynthWorks VHDL Training 1. Introduction VHDL-2008 (IEEE 1076-2008) is here! It is time to start using the new language features to simplify your RTL coding and
INTRODUCTION TO VHDL ADVANCED COMPUTER ARCHITECTURES. Slides by: Pedro Tomás. Additional reading: - ARQUITECTURAS AVANÇADAS DE COMPUTADORES (AAC)
INTRODUCTION TO VHDL Slides by: Pedro Tomás Additional reading: - ADVANCED COMPUTER ARCHITECTURES ARQUITECTURAS AVANÇADAS DE COMPUTADORES (AAC) Outline 2 Hardware Description Languages (HDL) VHDL Very
JUNE, JULY 2013 Fundamentals of HDL (10EC45) PART A
JUNE, JULY 2013 Fundamentals of HDL (10EC45) Time: 3hrs Max Marks:100 Note: Answer FIVE full questions, selecting at least TWO questions from each part. PART A Q1.a. Describe VHDL scalar data types with
Lecture 4. VHDL Fundamentals. Required reading. Example: NAND Gate. Design Entity. Example VHDL Code. Design Entity
Required reading Lecture 4 VHDL Fundamentals P. Chu, RTL Hardware Design using VHDL Chapter 3, Basic Language Constructs of VHDL George Mason University 2 Example: NAND Gate Design Entity a b z a b z 0
CprE 583 Reconfigurable Computing
Recap Moore FSM Example CprE / ComS 583 Reconfigurable Computing Moore FSM that recognizes sequence 10 0 1 0 1 S0 / 0 S1 / 0 1 S2 / 1 Prof. Joseph Zambreno Department of Electrical and Computer Engineering
ECE U530 Digital Hardware Synthesis. Course Accounts and Tools
ECE U530 Digital Hardware Synthesis Prof. Miriam Leeser mel@coe.neu.edu Sept 13, 2006 Lecture 3: Basic VHDL constructs Signals, Variables, Constants VHDL Simulator and Test benches Types Reading: Ashenden
Lecture 1: VHDL Quick Start. Digital Systems Design. Fall 10, Dec 17 Lecture 1 1
Lecture 1: VHDL Quick Start Digital Systems Design Fall 10, Dec 17 Lecture 1 1 Objective Quick introduction to VHDL basic language concepts basic design methodology Use The Student s Guide to VHDL or The
VHDL: RTL Synthesis Basics. 1 of 59
VHDL: RTL Synthesis Basics 1 of 59 Goals To learn the basics of RTL synthesis. To be able to synthesize a digital system, given its VHDL model. To be able to relate VHDL code to its synthesized output.
Course Topics - Outline
Course Topics - Outline Lecture 1 - Introduction Lecture 2 - Lexical conventions Lecture 3 - Data types Lecture 4 - Operators Lecture 5 - Behavioral modeling A Lecture 6 Behavioral modeling B Lecture 7
! Initially developed under DOD auspices, later standardized as IEEE standards , , & (standard logic data type)
VHDL Introduction, Part I Figures in this lecture are from: Rapid Prototyping of Digital Systems, Second Edition James O. Hamblen & Michael D. Furman, Kluwer cademic Publishers, 2001, ISN 0-7923-7439-8
HDL. Hardware Description Languages extensively used for:
HDL Hardware Description Languages extensively used for: Describing (digital) hardware (formal documentation) Simulating it Verifying it Synthesizing it (first step of modern design flow) 2 main options:
What is VHDL? Why we have to learn VHDL? How do we learn VHDL? When do we learn VHDL? Where do we learn VHDL?
Advance Digital System Design [VHDL] Charoen Vongchumyen Computer engineering King Mongkut s Institute of Technology Ladkrabang, Thailand Jan 2010 2 VHDL : Tong+ Jan 2010 VHDL What is VHDL? Why we have
VHDL 200X: The Future of VHDL
March 1-3, 2004 VHDL 200X: The Future of VHDL By Jim Lewis VHDL Training Team Leader VHDL-200X Fast Track jim@synthworks.com VHDL-200X: The Future of VHDL VHDL-200X is a multi-phased effort. Covers the
ECE 545 Lecture 5. Data Flow Modeling in VHDL. George Mason University
ECE 545 Lecture 5 Data Flow Modeling in VHDL George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 4, Concurrent Signal Assignment Statements of VHDL 2 Types of VHDL Description
Embedded Systems CS - ES
Embedded Systems - 1 - REVIEW Hardware/System description languages VDHL VHDL-AMS SystemC TLM - 2 - VHDL REVIEW Main goal was modeling of digital circuits Modelling at various levels of abstraction Technology-independent
VHDL: A Crash Course
VHDL: A Crash Course Dr. Manuel Jiménez With contributions by: Irvin Ortiz Flores Electrical and Computer Engineering Department University of Puerto Rico - Mayaguez Outline Background Program Structure
Subprograms, Packages, and Libraries
Subprograms, Packages, and Libraries Sudhakar Yalamanchili, Georgia Institute of Technology ECE 4170 (1) function rising_edge (signal clock: std_logic) return boolean is declarative region: declare variables
EL 310 Hardware Description Languages Midterm
EL 3 Hardware Description Languages Midterm 2 3 4 5 Total Name: ID : Notes: ) Please answer the questions in the provided space after each question. 2) Duration is minutes 3) Closed books and closed notes.
Multi-valued Logic. Standard Logic IEEE 1164 Type std_ulogic is ( U, uninitialized
Multi-valued Logic Standard Logic IEEE 1164 Type std_ulogic is ( U, uninitialized X, unknown 0, logic 0 1, logic 1 Z, high impedance W, unknown L, logic 0 weak H, logic 1 weak - ); don t care Standard
LANGUAGE VHDL FUNDAMENTALS
LANGUAGE VHDL FUNDAMENTALS Introduction Entities and architectures Sentences and processes Objects Data types and operands Authors: Luis Entrena Arrontes, Celia López, Mario García, Enrique San Millán,
VHDL Synthesis Reference
VHDL Synthesis Reference Old Content - visit altium.com/documentation Mod ifi ed by on 6- Nov -20 13 The following content has been imported from Legacy Help systems and is in the process of being checked
ECE 448 Lecture 3. Combinational-Circuit Building Blocks. Data Flow Modeling of Combinational Logic
ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic George Mason University Reading Required P. Chu, FPGA Prototyping by VHDL Examples Chapter 3, RT-level
ECE 448 Lecture 3. Combinational-Circuit Building Blocks. Data Flow Modeling of Combinational Logic
ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic George Mason University Reading Required P. Chu, FPGA Prototyping by VHDL Examples Chapter 3, RT-level
CS211 Digital Systems/Lab. Introduction to VHDL. Hyotaek Shim, Computer Architecture Laboratory
CS211 Digital Systems/Lab Introduction to VHDL Hyotaek Shim, Computer Architecture Laboratory Programmable Logic Device (PLD) 2/32 An electronic component used to build reconfigurable digital circuits
Sequential Logic - Module 5
Sequential Logic Module 5 Jim Duckworth, WPI 1 Latches and Flip-Flops Implemented by using signals in IF statements that are not completely specified Necessary latches or registers are inferred by the
The University of Alabama in Huntsville ECE Department CPE Midterm Exam Solution Spring 2016
The University of Alabama in Huntsville ECE Department CPE 526 01 Midterm Exam Solution Spring 2016 1. (15 points) Write a VHDL function that accepts a std_logic_vector of arbitrary length and an integer
Concurrent & Sequential Stmts. (Review)
VHDL Introduction, Part II Figures in this lecture are from: Rapid Prototyping of Digital Systems, Second Edition James O. Hamblen & Michael D. Furman, Kluwer Academic Publishers, 2001, ISBN 0-7923-7439-
Digitaalsüsteemide disain
IAY 0600 Digitaalsüsteemide disain VHDL discussion Verification: Testbenches Design verification We want to verify that our design is correct before the target PLD is programmed. The process performed
[VARIABLE declaration] BEGIN. sequential statements
![[VARIABLE declaration] BEGIN. sequential statements](/thumbs/89/98890993.jpg "[VARIABLE declaration] BEGIN. sequential statements")
PROCESS statement (contains sequential statements) Simple signal assignment statement