Elektrotechnik und Informationstechnik, Stiftungsprofessur hochparallele VLSI Systeme und Neuromikroelektronik. Oberseminar Informationstechnik
|
|
- Esmond Peters
- 5 years ago
- Views:
Transcription
1 Elektrotechnik und Informationstechnik, Stiftungsprofessur hochparallele VLSI Systeme und Neuromikroelektronik Oberseminar Informationstechnik
2 Reminder: Project Work Project Work ONE system ACCOUNT for ALL lab courses (e.g. Schaltkreis- und Systementwurf, Prozessorentwurf, this seminar) Please REGISTER yourself for EACH LAB COURSE Website (Home) Website (Information, Links, Anmeldung) tu-dresden.de/ing/elektrotechnik/iee/hpsn/studium/materialien Login via IDM (ZIH-Login) required. Typical Login ID: e.g. s Register for `OSM Room: TOE 201 Folie Nr. 2
3 Reminder: Project Work Single-Person projects. One student one project work. Topics Choice of topics presented in the lecture You can also make your own project proposal Structure Self-study your topic Give a presentation to the course: Elaborate the problem and present approaches to the solution. Develop and implement the solution in VHDL, simulate it. Hand in a report. Presentation and Report are evaluated to yield your credits. Folie Nr. 3
4 Project Work Typical Structure of VHDL Work Test Bench Simulation Control Stimulus Digital Control e.g. clock, reset, enable data to be processed Control Parameters e.g. temperature, voltage, simulated real-word input Digital Part e.g. FSM or digital filter Behavioral Model Analog, Mixed-Signal or Physical Digital Interface: Control lines operating real stuff represented by the model. Feedback lines providing digital information on the model state Folie Nr. 4
5 Project Work Typical Structure of VHDL Work Test Bench Simulation Control Stimulus Digital Part e.g. FSM or digital filter Behavioral Model Analog, Mixed-Signal or Physical synchronuous digital logic combinational + sequential synthesizable RTL description abstract simplified model explicitly calculates states of analog and physical quantities Folie Nr. 5
6 Project Work Topics Project Work Digital Controller Mixed Signal Behavioural Model PLL Analog PLL PFD, Divider, Binary Search Loop Filter, Oscillator Digital PLL PID controller Oscillator with temperature and voltage dependencies Digital DLL PID controller Digitally adjustable Delay Line, extenal Delay ADC/DAC SAR ADC SAR register / FSM SC charge redistribution network SD-ADC Decimation filter implementation SD-modulator Class D PA Digital FIR design + implementation analog RLC network Power Step-Down DCDC voltage mode regulation PID controller + digital PWM analog RLC network, simple ADC Step-Down DCDC current mode regulation PID controller + digital PWM analog RLC network, simple ADC Step-Down DCDC discontinuous mode pwm control PID controller + digital PWM analog RLC network, simple ADC DCDC Current Mode / controlled LED supply digital controller, PWM, interface analog RLC network, simple ADC Neuro Polychronuous Spinking Neural Network AER busses and arbiters Neurons, Synapses, Axons Leaky IAF neurons configuration registers, spike decoders Neurons, Synapses Time Division Multiplexed Perceptron Multiplexers, Counters, FSM Current mode MDAC, simple non-linear neuron core Other Brushless DC Motor Sequencer, controller Electro-mechanical motor model Your Own Idea?? Folie Nr. 6
7 Parallel Statements Hierachical Design top_level subsystem building block A another subsystem block D block E block F subblock block B block C block C Folie Nr. 7
8 Parallel Statements Hierarchy corresponds to the Instatiation Parallel Statement Inside the Architecture: RTL Example -- signal declarations go here S <= A B Ci; (A, B) AB <= A B; ; OR3_i : OR3 instantiation (I1 => AB, I2 => AC, I3 => BC, O => Co); RTL; Folie Nr. 8
9 VHDL Hierarchy STRUCTURE FOO FULL_ADDER ( A : std_logic; B : std_logic; Ci: std_logic; S : std_logic; Co: std_logic); FULL_ADDER; FULL_ADDER ( A : std_logic; B : std_logic; Ci: std_logic; S : std_logic; Co: std_logic); FULL_ADDER; subblock ADD_BIT1_i : FULL_ADDER (A => OP_A(1), B => OP_B(1), Ci => CARRY(0), S => RES(1), Co => CARRY(1) ); STRUCTURE; instance of subblock port of is connected to bit 1 of signal in block Folie Nr. 9
10 VHDL Hierarchy: Configurations configuration optionally select particular architectures configuration name STRUCTURE_CFG entity FOO STRUCTURE select architecture for FOO ADD_BIT1_i : FULL_ADDER work.full_adder(net); STRUCTURE_CFG; Folie Nr. 10
11 VHDL Hierarchy: Configurations configuration optionally select particular architectures in architecure of entity STRUCTURE_CFG FOO STRUCTURE instance ADD_BIT1_i : FULL_ADDER work.full_adder(net); STRUCTURE_CFG; is an instance of entity architecture Folie Nr. 11
12 VHDL Hierarchy: Configurations configuration optionally select particular architectures for an entity: select the architecture for an instance: o use particular architecture o use specific configuration o can replace the component with different entity o can map ports, even interchange ports configuration specification also within architecture no config -> default binding, last architecture Folie Nr. 12
13 VHDL Hierarchy: Configurations configuration optionally select particular architectures Very wide range of means to select between choices in the hierarchy Most features not supported by synthesis tools Restrict yourself to one top-level configuration or no configurations at all Folie Nr. 13
14 Arithmetic Binary Arithmetic IEEE 1164 logic is the most prominent enumeration type std_logic std_logic_vector signed, unsigned single-bit digital signals multi-bit digital busses std_logic_vector in numerics Folie Nr. 14
15 Arithmetic Binary Arithmetic IEEE 1164 logic is the most prominent enumeration type std_logic std_logic_vector signed, unsigned single-bit digital signals no numerical interpretation multi-bit digital busses std_logic_vector 2 s complement numericsin numerics IEEE; IEEE.std_logic_1164. ; IEEE.numeric_std. ; BAR FOO BAR Folie Nr. 15
16 Binary Arithmetic IEEE; IEEE.std_logic_1164. ; IEEE.numeric_std. ; library and use statements BAR FOO BAR std_logic_vector 0) unsigned(15 0) signed(15 0) U <= unsigned(l); S <= signed(l); L <= U X= 1 S; assignment to subtype with cast direct assignment to base type U <= to_unsigned( 173, 16); S <= to_signed( -212, 16); X <= A( to_integer(u(3 downto 0))); conversion functions Folie Nr. 16
17 Parallel Statements back to Parallel Statements Inside Architectures RTL Example -- signal declarations go here S <= A B Ci; (A, B) AB <= A B; ; process statement OR3_i : OR3 (I1 => AB, I2 => AC, I3 => BC, O => Co); RTL; Folie Nr. 17
18 Process Statement Process Statement A, B, C) A 010 S1 <= B; S1 <= C; ; ; label: ( A) S2 <= A(1) label; A(0); sensitivity list inside the process: sequential statements all processes run in parallel a process can be named with a label Folie Nr. 18
19 Sequential Statements Sequential Statement: if-then-else expression yielding a Boolean value condition sequential_statements; condition sequential_statements; sequential_statements; optional ELSIF branch. optional ELSE branch. required END IF; Folie Nr. 19
20 Sequential Statements Sequential Statement: case expression of arbitrary type expression choice choice choice equential_statements; equential_statements; equential_statements; choice value of same type as expression Folie Nr. 20
21 Sequential Statements Sequential Statement: case As of the VHDL standard, all possible choices must be included, SEL "01" Z A "10" Z B Z 'X' unless the others clause is used as the last choice Folie Nr. 21
22 Sequential Statements Sequential Statement: case SEL "01" Z A "10" Z B null statement explicitly do nothing in this branch Folie Nr. 22
23 Sequential Statements Sequential Statement: case range INT 0 Z A 1 to 3 Z B Z A selection: List of values Folie Nr. 23
24 Sequential Statements Not allowed in case statement: ranges and selections must not overlap INT Z B 4 6 Z A others Z X ranges are not allowed for vectors / arrays VEC 000 Z A Z B others Z X Folie Nr. 24
25 Z <= "0000"; for I in o to 3 loop if (A = I) then Z(I) <= '1'; end if; end loop; Sequential Statements Sequential Statement: for loop Loop Variable variable implicitly takes type declared of loop range with type of loop range Z "0000"; I 0 3 A I Z(I) '1' Example for combinational 1-hot decoder Folie Nr. 25
26 Z <= "0000"; for I in o to 3 loop if (A = I) then Z(I) <= '1'; end if; end loop; Sequential Statements Sequential Statement: for loop Z "0000"; I 0 3 A I Z(I) 1 End the loop with exit Folie Nr. 26
27 Z <= "0000"; for I in o to 3 loop if (A = I) then Z(I) <= '1'; end if; end loop; Sequential Statements Sequential Statement: for loop Skip to next loop iteration with Z "0000"; I 0 3 when A Z(I) 1 and I also work with labels Folie Nr. 27
28 Z <= "0000"; for I in o to 3 loop if (A = I) then Z(I) <= '1'; end if; end loop; Sequential Statements for loop example: determine highest bit std_logic_vector(n-1 0 unsigned(k A default assignment M to_unsigned( 0, K) I A LOW A HIGH A(I) 1 M to_unsigned( I, K) Attributes as loop bounds last sequential assignment wins Folie Nr. 28
29 Z <= "0000"; for I in o to 3 loop if (A = I) then Z(I) <= '1'; end if; end loop; Sequential Statements another for loop example: determine highest bit std_logic_vector(n-1 0 unsigned(k A Look for highest bit first M to_unsigned( 0, K) I A HIGH A LOW A(I) 1 M to_unsigned( I, K) End the loop if bit is found. Folie Nr. 29
30 Z <= "0000"; for I in o to 3 loop if (A = I) then Z(I) <= '1'; end if; end loop; Sequential Statements Variable example: count 1 bits std_logic_vector(n-1 0 unsigned(k A variables explicit intermediate values in processes unsigned(k tmp to_unsigned( 0, K) I A LOW A HIGH A(I) 1 tmp tmp + 1 variable assignment takes effect immediately M <= tmp; Folie Nr. 30
31 Sequential Statements Sequential Statement: wait wait for a fixed time 10 ns; A, B; clk = '1' clk'event clk = '1'; clk'stable clk = '1'; wait for either signal to change wait for a condition to become true A B='1'; combinations allowed Folie Nr. 31
32 Digital Logic = Synthesizable RTL code Test Bench Simulation Control Stimulus Digital Part e.g. FSM or digital filter Behavioral Model Analog, Mixed-Signal or Physical Folie Nr. 32
33 Synthesizable RTL Code Digital logic is subdivided in two principal classes: 1) Combinational Logic 2) Sequential Logic A B D Q clk Computing Elements Storage Elements Folie Nr. 33
34 Synthesizable RTL Code Digital logic is subdivided in two principal classes: 1) Combinational Logic 2) Sequential Logic A B D Q clk Computing Elements Storage Elements Nothing else. Nothing in between. Of course, elements from both classes can be assembled together to form entities with storage and computing capabilities Folie Nr. 34
35 Synthesizable RTL Code 1) Combinational Logic some inputs, some ouputs each change of logic level at any input immediatly followed by change at some output in the physical world delayed by path delay A B C D E Folie Nr. 35
36 Synthesizable RTL Code 1) RTL for Combinational Logic std_logic A B C D E 1 E <= B; E <= C; ; ; 1 std_logic Folie Nr. 36
37 Synthesizable RTL Code 1) RTL for Combinational Logic std_logic A B C D E 1 E <= B; E <= C; ; ; ALL right-hand side signals MUST be in the sensitivity list 1 std_logic Any signal, that gets a value assigned, is said to be an output of the process. A combinational process MUST ASSIGN values to ALL its OUTPUT SIGNALS under any condition Folie Nr. 37
38 Synthesizable RTL Code 1) RTL for Combinational Logic std_logic A B C D E alternatively: 1 E <= B; E <= C; ; ; 1 std_logic concurrent assignments Folie Nr. 38
39 Synthesizable RTL Code 1) RTL for Combinational Logic std_logic A B C D E 1 E <= B; E <= C; ; ; 1 std_logic no delay in RTL Folie Nr. 39
40 Synthesizable RTL Code Operators for Digital Logic / RTL code bit-wise logic and Boolean logic, result type = argument type and, or, nand, nor, xor, xnor, not comparisons, result type: Boolean = /= < > <= / >= equal not equal less than greater than less/greater or equal numeric, result type: numeric +, - addition, subtraction, unary sign O.K. *, / multiplication, division mod,rem modulo division, sign of right (mod) or left (rem) operand ** exponentiation abs absolute value need 3rd party IP Folie Nr. 40
41 Synthesizable RTL Code 2) Sequential Logic clock signal and significant clock edge (e.g. rising_edge(clk)) input data is captured at the time of the clock edge and presented at the output until different data will have been captured at a subsequent clock edge D clk Q Folie Nr. 41
42 Process Statement Process Statement for Sequential Logic EXACTLY clock and reset in the sensitivity list clk, reset_n) reset_n 0 Q <= 0 ; Q <= D; ; ; clk Exacty one top-level ifthen-else clause. Active reset state in the highest-priority branch Active clock edge in the second branch. Folie Nr. 42
43 Synthesizable RTL Code 2) RTL for Sequential Logic D Q clk, reset_n) clk reset_n 0 Q <= 0 ; Q <= D; ; ; clk no delay in RTL Folie Nr. 43
44 Example: Incrementer INC clk std_logic reset_n std_logic Q unsigned(3 0 INC 4 4 RTL INC D : unsigned(3 0 clk, reset_n) reset_n 0 Q <= (others => 0 ); clk Q <= D; ; ; 0001 reset_n 4 +D clk Q D <= Q + to_unsigned( 1, 4); RTL; Folie Nr. 44
45 Example: Incrementer INC clk std_logic reset_n std_logic Q unsigned(3 0 INC RTL INC D : unsigned(3 0 clk, reset_n) reset_n 0 Q <= (others => 0 ); clk Q <= D; ; ; D <= Q + to_unsigned( 1, 4); RTL; numeric constants decimal, integer real, 4 decimal 16#FF# -- integer, base 16 (i.e. hexadecimal) 2#0001# -- integer, base 2 (i.e. binary) D clk better readability: 16#1A_DEAD_BEEF# -- integer, hex reset_n 1_000_ Folie Nr. 45 Q
Lecture 3: Modeling in VHDL. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 3: Modeling in VHDL VHDL: Overview 2 VHDL VHSIC Hardware Description Language VHSIC=Very High Speed Integrated Circuit Programming language for modelling of hardware
More informationVHDL. Official Definition: VHSIC Hardware Description Language VHISC Very High Speed Integrated Circuit
VHDL VHDL Official Definition: VHSIC Hardware Description Language VHISC Very High Speed Integrated Circuit VHDL Alternative (Student Generated) Definition Very Hard Digital Logic language VHDL Design
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - V Introduction to Verilog Hardware Description Language Introduction HDL for combinational circuits Sequential circuits Registers and counters HDL description for binary multiplier. 5.1 INTRODUCTION
More informationContents. Appendix D VHDL Summary Page 1 of 23
Appendix D VHDL Summary Page 1 of 23 Contents Appendix D VHDL Summary...2 D.1 Basic Language Elements...2 D.1.1 Comments...2 D.1.2 Identifiers...2 D.1.3 Data Objects...2 D.1.4 Data Types...2 D.1.5 Data
More information!"#$%&&"'(')"*+"%,%-".#"'/"'.001$$"
!"#$%&&"'(')"*+"%,%-".#"'/"'.001$$"!!"#$%&'#()#*+"+#,-."/0110#230#4."50",+"+#)6# 6+-+#(.6+-0#)4475.8)60#0/#.65-0#230#9+**+"+# 2.48).-0#(.6+-0#! 2+"*5."5*:#,."/0110#;)**0! *),".6*:#-.99-0*0"5."+#2+660,.40"5)#;)*)2)#
More informationHardware Modeling. VHDL Syntax. Vienna University of Technology Department of Computer Engineering ECS Group
Hardware Modeling VHDL Syntax Vienna University of Technology Department of Computer Engineering ECS Group Contents Identifiers Types & Attributes Operators Sequential Statements Subroutines 2 Identifiers
More informationVHDL: RTL Synthesis Basics. 1 of 59
VHDL: RTL Synthesis Basics 1 of 59 Goals To learn the basics of RTL synthesis. To be able to synthesize a digital system, given its VHDL model. To be able to relate VHDL code to its synthesized output.
More informationIn our case Dr. Johnson is setting the best practices
VHDL Best Practices Best Practices??? Best practices are often defined by company, toolset or device In our case Dr. Johnson is setting the best practices These rules are for Class/Lab purposes. Industry
More informationECE 545 Lecture 5. Data Flow Modeling in VHDL. George Mason University
ECE 545 Lecture 5 Data Flow Modeling in VHDL George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 4, Concurrent Signal Assignment Statements of VHDL 2 Types of VHDL Description
More informationELCT 501: Digital System Design
ELCT 501: Digital System Lecture 4: CAD tools (Continued) Dr. Mohamed Abd El Ghany, Basic VHDL Concept Via an Example Problem: write VHDL code for 1-bit adder 4-bit adder 2 1-bit adder Inputs: A (1 bit)
More informationLecture 9. VHDL, part IV. Hierarchical and parameterized design. Section 1 HIERARCHICAL DESIGN
Lecture 9 VHDL, part IV Hierarchical and parameterized design Section 1 HIERARCHICAL DESIGN 2 1 Dealing with Large Digital System Design 1. Apply hierarchy to the design At the highest level use larger
More informationDesign units can NOT be split across different files
Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical elements, program format, data types and operators A VHDL program consists of a collection
More informationHardware Description Language VHDL (1) Introduction
Hardware Description Language VHDL (1) Introduction Digital Radiation Measurement and Spectroscopy NE/RHP 537 Introduction Hardware description language (HDL) Intended to describe circuits textually, for
More informationAbi Farsoni, Department of Nuclear Engineering and Radiation Health Physics, Oregon State University
Hardware description language (HDL) Intended to describe circuits textually, for a computer to read Evolved starting in the 1970s and 1980s Popular languages today include: VHDL Defined in 1980s by U.S.
More informationLecture 12 VHDL Synthesis
CPE 487: Digital System Design Spring 2018 Lecture 12 VHDL Synthesis Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030 1 What is Synthesis?
More informationDigital Systems Design
Digital Systems Design Review of Combinatorial Circuit Building Blocks: VHDL for Combinational Circuits Dr. D. J. Jackson Lecture 2-1 Introduction to VHDL Designer writes a logic circuit description in
More informationEEL 4783: Hardware/Software Co-design with FPGAs
EEL 4783: Hardware/Software Co-design with FPGAs Lecture 9: Short Introduction to VHDL* Prof. Mingjie Lin * Beased on notes of Turfts lecture 1 What does HDL stand for? HDL is short for Hardware Description
More informationEE434 ASIC & Digital Systems
EE434 ASIC & Digital Systems VHDL Sequential Processing Spring 2016 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Sequential Statements Sequential statements are executed sequentially. Format ARCHITECTURE architecture_name
More informationFPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1
FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1 Anurag Dwivedi Digital Design : Bottom Up Approach Basic Block - Gates Digital Design : Bottom Up Approach Gates -> Flip Flops Digital
More informationVHDL Structural Modeling II
VHDL Structural Modeling II ECE-331, Digital Design Prof. Hintz Electrical and Computer Engineering 5/7/2001 331_13 1 Ports and Their Usage Port Modes in reads a signal out writes a signal inout reads
More informationSynthesis from VHDL. Krzysztof Kuchcinski Department of Computer Science Lund Institute of Technology Sweden
Synthesis from VHDL Krzysztof Kuchcinski Krzysztof.Kuchcinski@cs.lth.se Department of Computer Science Lund Institute of Technology Sweden March 23, 2006 Kris Kuchcinski (LTH) Synthesis from VHDL March
More informationVHDL. ELEC 418 Advanced Digital Systems Dr. Ron Hayne. Images Courtesy of Cengage Learning
VHDL ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Cengage Learning Design Flow 418_02 2 VHDL Modules 418_02 3 VHDL Libraries library IEEE; use IEEE.std_logic_1164.all; std_logic Single-bit
More informationECE 3401 Lecture 10. More on VHDL
ECE 3401 Lecture 10 More on VHDL Outline More on VHDL Some VHDL Basics Data Types Operators Delay Models VHDL for Simulation VHDL for Synthesis 1 Data Types Every signal has a type, type specifies possible
More informationEE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 4 Introduction to VHDL
EE 459/500 HDL Based Digital Design with Programmable Logic Lecture 4 Introduction to VHDL Read before class: Chapter 2 from textbook (first part) Outline VHDL Overview VHDL Characteristics and Concepts
More information1 ST SUMMER SCHOOL: VHDL BOOTCAMP PISA, JULY 2013
MARIE CURIE IAPP: FAST TRACKER FOR HADRON COLLIDER EXPERIMENTS 1 ST SUMMER SCHOOL: VHDL BOOTCAMP PISA, JULY 2013 Introduction to VHDL Calliope-Louisa Sotiropoulou PhD Candidate/Researcher Aristotle University
More information5. 0 VHDL OPERATORS. The above classes are arranged in increasing priority when parentheses are not used.
Filename= ch5.doc 5. 0 VHDL OPERATORS There are seven groups of predefined VHDL operators: 1. Binary logical operators: and or nand nor xor xnor 2. Relational operators: = /= < >= 3. Shifts operators:
More informationVHDL. Chapter 7. Behavioral Modeling. Outline. Behavioral Modeling. Process Statement
Chapter 7 VHDL VHDL - Flaxer Eli Ch 7-1 Process Statement Outline Signal Assignment Statement Variable Assignment Statement Wait Statement If-Then-Else Statement Case Statement Null Statement Loop Statement
More informationPart 4: VHDL for sequential circuits. Introduction to Modeling and Verification of Digital Systems. Memory elements. Sequential circuits
M1 Informatique / MOSIG Introduction to Modeling and erification of Digital Systems Part 4: HDL for sequential circuits Laurence PIERRE http://users-tima.imag.fr/amfors/lpierre/m1arc 2017/2018 81 Sequential
More informationLecture 5: State Machines, Arrays, Loops. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 5: State Machines, Arrays, Loops BCD to Excess-3 (XS 3 ) Code Converter Example: Fig. 2-53 2 Easier to use one type of code (e.g. XS 3 ) over the other type (e.g. BCD)
More informationReview of Digital Design with VHDL
Review of Digital Design with VHDL Digital World Digital world is a world of 0 and 1 Each binary digit is called a bit Eight consecutive bits are called a byte Hexadecimal (base 16) representation for
More information310/ ICTP-INFN Advanced Tranining Course on FPGA and VHDL for Hardware Simulation and Synthesis 27 November - 22 December 2006
310/1780-10 ICTP-INFN Advanced Tranining Course on FPGA and VHDL for Hardware Simulation and Synthesis 27 November - 22 December 2006 VHDL & FPGA - Session 2 Nizar ABDALLH ACTEL Corp. 2061 Stierlin Court
More informationComputer-Aided Digital System Design VHDL
بس م اهلل الر حم ن الر حی م Iran University of Science and Technology Department of Computer Engineering Computer-Aided Digital System Design VHDL Ramin Rajaei ramin_rajaei@ee.sharif.edu Modeling Styles
More informationAdvanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis. 26 October - 20 November, 2009
2065-15 Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis 26 October - 20 November, 2009 FPGA Architectures & VHDL Introduction to Synthesis Nizar Abdallah ACTEL Corp.2061
More informationEECE-4740/5740 Advanced VHDL and FPGA Design. Lecture 3 Concurrent and sequential statements
EECE-4740/5740 Advanced VHDL and FPGA Design Lecture 3 Concurrent and sequential statements Cristinel Ababei Marquette University Department of Electrical and Computer Engineering Overview Components hierarchy
More informationECOM4311 Digital Systems Design
ECOM 4311 Digital Systems Design Eng. Monther Abusultan Computer Engineering Dept. Islamic University of Gaza Page 1 Agenda 1. VHDL : Data Types Cont d 2. VHDL : Operators 3. VHDL : Signal Assignments
More informationTutorial 4 HDL. Outline VHDL PROCESS. Modeling Combinational Logic. Structural Description Instantiation and Interconnection Hierarchy
CS3: Hardware Lab Tutorial 4 HDL Outline VHDL basic language concepts basic design methodology Examples A. Sahu Dept of Comp. Sc. & Engg. Indian Institute of Technology Guwahati i i i3 i4 Modeling Combinational
More informationIntroduction to VHDL. Main language concepts
Introduction to VHDL VHSIC (Very High Speed Integrated Circuit) Hardware Description Language Current standard is IEEE 1076-1993 (VHDL-93). Some tools still only support VHDL-87. Tools used in the lab
More informationBASIC VHDL LANGUAGE ELEMENTS AND SEMANTICS. Lecture 7 & 8 Dr. Tayab Din Memon
BASIC VHDL LANGUAGE ELEMENTS AND SEMANTICS Lecture 7 & 8 Dr. Tayab Din Memon Outline Data Objects Data Types Operators Attributes VHDL Data Types VHDL Data Objects Signal Constant Variable File VHDL Data
More informationWriting VHDL for RTL Synthesis
Writing VHDL for RTL Synthesis Stephen A. Edwards, Columbia University December 21, 2009 The name VHDL is representative of the language itself: it is a two-level acronym that stands for VHSIC Hardware
More informationThe block diagram representation is given below: The output equation of a 2x1 multiplexer is given below:
Experiment-3: Write VHDL programs for the following circuits, check the wave forms and the hardware generated a. multiplexer b. De-Multiplexer Objective: i. To learn the VHDL coding for Multiplexer and
More informationHardware Description Languages. Modeling Complex Systems
Hardware Description Languages Modeling Complex Systems 1 Outline (Raising the Abstraction Level) The Process Statement if-then, if-then-else, if-then-elsif, case, while, for Sensitivity list Signals vs.
More informationControl and Datapath 8
Control and Datapath 8 Engineering attempts to develop design methods that break a problem up into separate steps to simplify the design and increase the likelihood of a correct solution. Digital system
More informationIntroduction to VHDL #1
ECE 3220 Digital Design with VHDL Introduction to VHDL #1 Lecture 3 Introduction to VHDL The two Hardware Description Languages that are most often used in industry are: n VHDL n Verilog you will learn
More informationCS211 Digital Systems/Lab. Introduction to VHDL. Hyotaek Shim, Computer Architecture Laboratory
CS211 Digital Systems/Lab Introduction to VHDL Hyotaek Shim, Computer Architecture Laboratory Programmable Logic Device (PLD) 2/32 An electronic component used to build reconfigurable digital circuits
More informationECE U530 Digital Hardware Synthesis. Course Accounts and Tools
ECE U530 Digital Hardware Synthesis Prof. Miriam Leeser mel@coe.neu.edu Sept 13, 2006 Lecture 3: Basic VHDL constructs Signals, Variables, Constants VHDL Simulator and Test benches Types Reading: Ashenden
More informationLogic and Computer Design Fundamentals VHDL. Part 1 Chapter 4 Basics and Constructs
Logic and Computer Design Fundamentals VHDL Part Chapter 4 Basics and Constructs Charles Kime & Thomas Kaminski 24 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Overview
More informationVHDL for Complex Designs
ELEC 379 : DESIGN OF DIGITAL AND MICROCOMPUTER SYSTEMS 1998/99 WINTER SESSION, TERM 2 VHDL for Complex Designs This lecture covers VHDL features that are useful when designing complex logic circuits. After
More informationLecture 1: VHDL Quick Start. Digital Systems Design. Fall 10, Dec 17 Lecture 1 1
Lecture 1: VHDL Quick Start Digital Systems Design Fall 10, Dec 17 Lecture 1 1 Objective Quick introduction to VHDL basic language concepts basic design methodology Use The Student s Guide to VHDL or The
More informationDigital Design with FPGAs. By Neeraj Kulkarni
Digital Design with FPGAs By Neeraj Kulkarni Some Basic Electronics Basic Elements: Gates: And, Or, Nor, Nand, Xor.. Memory elements: Flip Flops, Registers.. Techniques to design a circuit using basic
More informationC-Based Hardware Design
LECTURE 6 In this lecture we will introduce: The VHDL Language and its benefits. The VHDL entity Concurrent and Sequential constructs Structural design. Hierarchy Packages Various architectures Examples
More informationIntroduction to VHDL
Introduction to VHDL Agenda Introduce VHDL Basic VHDL constructs Implementing circuit functions Logic, Muxes Clocked Circuits Counters, Shifters State Machines FPGA design and implementation issues FPGA
More informationHardware Modeling. VHDL Basics. ECS Group, TU Wien
Hardware Modeling VHDL Basics ECS Group, TU Wien VHDL Basics 2 Parts of a Design Unit Entity Architecture Configuration Package Package Package Body Library How to create a Design Unit? Interface to environment
More informationECE 545 Lecture 8. Data Flow Description of Combinational-Circuit Building Blocks. George Mason University
ECE 545 Lecture 8 Data Flow Description of Combinational-Circuit Building Blocks George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 7, Combinational Circuit Design:
More informationDeclarations. Lexical elements. Type declaration Subtype declaration Constant declaration Signal declaration Variable declaration.
Lexical elements Declarations Reserved words Type declaration Subtype declaration Constant declaration Signal declaration Variable declaration page 1 page 3 Type declaration Reserved words architecture
More informationCPE/EE 422/522. Chapter 8 - Additional Topics in VHDL. Dr. Rhonda Kay Gaede UAH. 8.1 Attributes - Signal Attributes that return a value
CPE/EE 422/522 Chapter 8 - Additional Topics in VHDL Dr. Rhonda Kay Gaede UAH 1 8.1 Attributes - Signal Attributes that return a value A event true if a has just occurred A active true if A has, even if
More informationVHDL And Synthesis Review
VHDL And Synthesis Review VHDL In Detail Things that we will look at: Port and Types Arithmetic Operators Design styles for Synthesis VHDL Ports Four Different Types of Ports in: signal values are read-only
More informationCprE 583 Reconfigurable Computing
Recap 4:1 Multiplexer CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #18 VHDL for Synthesis I LIBRARY ieee
More informationLecture 4: Modeling in VHDL (Continued ) EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 4: Modeling in VHDL (Continued ) Sequential Statements Use Process process (sensitivity list) variable/constant declarations Sequential Statements end process; 2 Sequential
More information3 Designing Digital Systems with Algorithmic State Machine Charts
3 Designing with Algorithmic State Machine Charts An ASM chart is a method of describing the sequential operations of a digital system which has to implement an algorithm. An algorithm is a well defined
More informationSummary of basic structures
VHDL Summary of basic structures René Beuchat rene.beuchat@epfl.ch rene.beuchat@hesge.ch 1 Resume Lexical elements Reserved words Declarations Type declaration Subtype declaration Constant declaration
More informationVHDL Sample Slides Rev Sample Slides from the 2-day and 4-day VHDL Training Courses
VHDL Sample Slides from the 2-day and 4-day VHDL Training Courses Rev. 4.7 VHDL 2011 TM Associates, Inc. 1-1 These sample slides are taken from the 4-day basic VHDL training course. They are from a variety
More informationVHDL: A Crash Course
VHDL: A Crash Course Dr. Manuel Jiménez With contributions by: Irvin Ortiz Flores Electrical and Computer Engineering Department University of Puerto Rico - Mayaguez Outline Background Program Structure
More informationVHDL 3 BASIC OPERATORS AND ARCHITECTURE BODY. Design descriptions & design constructions examples are taken from foundation series examples
1 VHDL 3 BASIC OPERATORS AND ARCHITECTURE BODY Design descriptions & design constructions examples are taken from foundation series examples 2 What we have done in Lab 1 entity AND_Gate is port ( a : in
More informationAssignment. Last time. Last time. ECE 4514 Digital Design II. Back to the big picture. Back to the big picture
Assignment Last time Project 4: Using synthesis tools Synplify Pro and Webpack Due 11/11 ning of class Generics Used to parameterize models E.g., Delay, bit width Configurations Configuration specification
More informationVHDL simulation and synthesis
VHDL simulation and synthesis How we treat VHDL in this course You will not become an expert in VHDL after taking this course The goal is that you should learn how VHDL can be used for simulation and synthesis
More informationVHDL for FPGA Design. by : Mohamed Samy
VHDL for FPGA Design by : Mohamed Samy VHDL Vhdl is Case insensitive myvar = myvar = MYVAR IF = if = if Comments start with -- Comments can exist anywhere in the line Semi colon indicates the end of statements
More informationUNIT I Introduction to VHDL VHDL: - V -VHSIC, H - Hardware, D - Description, L Language Fundamental section of a basic VHDL code Library :
UNIT I Introduction to VHDL VHDL stands for very high-speed integrated circuit hardware description language. Which is one of the programming languages used to model a digital system by dataflow, behavioral
More informationTSIU03, SYSTEM DESIGN LECTURE 2
LINKÖPING UNIVERSITY Department of Electrical Engineering TSIU03, SYSTEM DESIGN LECTURE 2 Mario Garrido Gálvez mario.garrido.galvez@liu.se Linköping, 2018 1 From 1bit to several bits. TODAY - Review of
More informationCOE 405 Design Methodology Based on VHDL
COE 405 Design Methodology Based on VHDL Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Elements of VHDL Top-Down Design Top-Down Design with
More informationLuleå University of Technology Kurskod SMD152 Datum Skrivtid
Luleå University of Technology Kurskod SMD152 Datum 2003-10-24 Skrivtid 9.00 13.00 1 Manual synthesis (10 p, 2 p each) Here you are given five different VHDL models. Your task is to draw the schematics
More informationGetting Started with VHDL
Getting Started with VHDL VHDL code is composed of a number of entities Entities describe the interface of the component Entities can be primitive objects or complex objects Architectures are associated
More informationVHDL Testbench. Test Bench Syntax. VHDL Testbench Tutorial 1. Contents
VHDL Testbench Tutorial 1 Contents 1 VHDL Testbench 2 Test Bench Syntax 3 Testbench Example: VHDL Code for Up Down Binary Counter 4 VHDL Testbench code for up down binary counter 5 Testbench Waveform for
More informationECE 448 Lecture 3. Combinational-Circuit Building Blocks. Data Flow Modeling of Combinational Logic
ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic George Mason University Reading Required P. Chu, FPGA Prototyping by VHDL Examples Chapter 3, RT-level
More informationECE 448 Lecture 3. Combinational-Circuit Building Blocks. Data Flow Modeling of Combinational Logic
ECE 448 Lecture 3 Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic George Mason University Reading Required P. Chu, FPGA Prototyping by VHDL Examples Chapter 3, RT-level
More informationIntroduction to VHDL. Yvonne Avilés Colaboration: Irvin Ortiz Flores Rapid System Prototyping Laboratory (RASP) University of Puerto Rico at Mayaguez
Introduction to VHDL Yvonne Avilés Colaboration: Irvin Ortiz Flores Rapid System Prototyping Laboratory (RASP) University of Puerto Rico at Mayaguez What is VHDL? Very High Speed Integrated Circuit Hardware
More informationHardware Modeling. VHDL Architectures. Vienna University of Technology Department of Computer Engineering ECS Group
Hardware Modeling VHDL Architectures Vienna University of Technology Department of Computer Engineering ECS Group Contents Structural Modeling Instantiation of Components Behavioral Modeling Processes
More informationDIGITAL LOGIC DESIGN VHDL Coding for FPGAs Unit 3
DIGITAL LOGIC DESIGN VHDL Coding for FPGAs Unit 3 BEHAVIORAL DESCRIPTION Asynchronous processes (decoder, mux, encoder, etc): if-else, case, for-loop. Arithmetic expressions inside asynchronous processes.
More informationVHDL Essentials Simulation & Synthesis
VHDL Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using VHDL standard language. The course
More informationECE 545 Lecture 6. Behavioral Modeling of Sequential-Circuit Building Blocks. George Mason University
ECE 545 Lecture 6 Behavioral Modeling of Sequential-Circuit Building Blocks George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 5.1, VHDL Process Chapter 8, Sequential
More informationECE Digital Design Laboratory. Lecture 3 Finite State Machines!
ECE 4401 - Digital Design Laboratory Lecture 3 Finite State Machines! 1!!!! Synchronous Sequential Circuits!!! Synchronous sequential logic circuits are realized using combinational logic and storage elements
More informationDigital Systems Design
IAY 0600 Example: HalfAdder Behavior Structure Digital Systems Design a b Sum Carry 0 0 0 0 0 1 1 0 a b HalfAdder Sum Carry 1 0 1 0 VHDL discussion Dataflow Style Combinational Design 1 1 0 1 a Sum Sum
More informationECE 448 Lecture 4. Sequential-Circuit Building Blocks. Mixing Description Styles
ECE 448 Lecture 4 Sequential-Circuit Building Blocks Mixing Description Styles George Mason University Reading Required P. Chu, FPGA Prototyping by VHDL Examples Chapter 4, Regular Sequential Circuit Recommended
More informationMulti-valued Logic. Standard Logic IEEE 1164 Type std_ulogic is ( U, uninitialized
Multi-valued Logic Standard Logic IEEE 1164 Type std_ulogic is ( U, uninitialized X, unknown 0, logic 0 1, logic 1 Z, high impedance W, unknown L, logic 0 weak H, logic 1 weak - ); don t care Standard
More informationVHDL: skaitmeninių įtaisų projektavimo kalba. 2 paskaita Pradmenys
VHDL: skaitmeninių įtaisų projektavimo kalba 2 paskaita Pradmenys Skeleton of a Basic VHDL Program This slide set covers the components to a basic VHDL program, including lexical elements, program format,
More informationLab # 5. Subprograms. Introduction
Lab # 5 Subprograms Introduction Subprograms consist of procedures and functions. A procedure can return more than one argument; a function always returns just one. In a function, all parameters are input
More informationInthis lecture we will cover the following material:
Lecture #8 Inthis lecture we will cover the following material: The standard package, The std_logic_1164 Concordia Objects & data Types (Signals, Variables, Constants, Literals, Character) Types and Subtypes
More informationEENG 2910 Project III: Digital System Design. Due: 04/30/2014. Team Members: University of North Texas Department of Electrical Engineering
EENG 2910 Project III: Digital System Design Due: 04/30/2014 Team Members: University of North Texas Department of Electrical Engineering Table of Content i Contents Abstract...3 Introduction...3 Report...4
More informationHDL. Hardware Description Languages extensively used for:
HDL Hardware Description Languages extensively used for: Describing (digital) hardware (formal documentation) Simulating it Verifying it Synthesizing it (first step of modern design flow) 2 main options:
More informationLecture 4. VHDL Fundamentals. Required reading. Example: NAND Gate. Design Entity. Example VHDL Code. Design Entity
Required reading Lecture 4 VHDL Fundamentals P. Chu, RTL Hardware Design using VHDL Chapter 3, Basic Language Constructs of VHDL George Mason University 2 Example: NAND Gate Design Entity a b z a b z 0
More informationECE 545 Lecture 12. Datapath vs. Controller. Structure of a Typical Digital System Data Inputs. Required reading. Design of Controllers
ECE 545 Lecture 12 Design of Controllers Finite State Machines and Algorithmic State Machine (ASM) Charts Required reading P. Chu, using VHDL Chapter 1, Finite State Machine: Principle & Practice Chapter
More informationSummary of FPGA & VHDL
FYS4220/9220 Summary of FPGA & VHDL Lecture #6 Jan Kenneth Bekkeng, University of Oslo - Department of Physics 16.11.2011 Curriculum (VHDL & FPGA part) Curriculum (Syllabus) defined by: Lectures Lecture6:
More informationOutline CPE 626. Advanced VLSI Design. Lecture 4: VHDL Recapitulation (Part 2) Signals. Variables. Constants. Variables vs.
CPE 626 Lecture 4: VHDL Recapitulation (Part 2) Aleksandar Milenkovic http://www.ece.uah.edu/~milenka http://www.ece.uah.edu/~milenka/cpe626-04f/ milenka@ece.uah.edu Assistant Professor Electrical and
More informationECE4401 / CSE3350 ECE280 / CSE280 Digital Design Laboratory
ECE4401 / CSE3350 ECE280 / CSE280 Digital Design Laboratory Instructor John Chandy Office: ITEB 437 Office Hours: W10-12 Tel: (860) 486-5047 Email: john.chandy@uconn chandy@uconn.edu Class home page: HuskyCT
More informationBasic Language Constructs of VHDL
Basic Language Constructs of VHDL Chapter 3 1 Outline 1. Basic VHDL program 2. Lexical elements and program format 3. Objects 4. Data type and operators Chapter 3 2 1. Basic VHDL program Chapter 3 3 Design
More informationLab # 2. Sequential Statements
The Islamic University of Gaza Faculty of Engineering Department of Computer Engineering ECOM 4111: Digital System Lab Lab # 2 Sequential Statements Eng. Alaa O Shama September, 2015 Introduction In this
More informationLecture 4. VHDL Fundamentals. George Mason University
Lecture 4 VHDL Fundamentals George Mason University Required reading P. Chu, RTL Hardware Design using VHDL Chapter 3, Basic Language Constructs of VHDL 2 Design Entity ECE 448 FPGA and ASIC Design with
More information! Initially developed under DOD auspices, later standardized as IEEE standards , , & (standard logic data type)
VHDL Introduction, Part I Figures in this lecture are from: Rapid Prototyping of Digital Systems, Second Edition James O. Hamblen & Michael D. Furman, Kluwer cademic Publishers, 2001, ISN 0-7923-7439-8
More informationA bird s eye view on VHDL!
Advanced Topics on Heterogeneous System Architectures A bird s eye view on VHDL Politecnico di Milano Conference Room, Bld 20 19 November, 2015 Antonio R. Miele Marco D. Santambrogio Politecnico di Milano
More informationSRI SUKHMANI INSTITUTE OF ENGINEERING AND TECHNOLOGY, DERA BASSI (MOHALI)
SRI SUKHMANI INSTITUTE OF ENGINEERING AND TECHNOLOGY, DERA BASSI (MOHALI) VLSI LAB MANUAL ECE DEPARTMENT Introduction to VHDL It is a hardware description language that can be used to model a digital system
More informationIE1204 Digital Design L7: Combinational circuits, Introduction to VHDL
IE24 Digital Design L7: Combinational circuits, Introduction to VHDL Elena Dubrova KTH / ICT / ES dubrova@kth.se This lecture BV 38-339, 6-65, 28-29,34-365 IE24 Digital Design, HT 24 2 The multiplexer
More information