SI-DFA: Sub-expression Integrated Deterministic Finite Automata for Deep Packet Inspection

Size: px
Start display at page:

Download "SI-DFA: Sub-expression Integrated Deterministic Finite Automata for Deep Packet Inspection"

Transcription

1 2013 IEEE 14th Interntion Conferene on High Performne Swithing nd Routing SI-DFA: Sub-expression Integrted Deterministi Finite Automt for Deep Pket Inspetion Ayesh Khid, Rjt Sen, Anupm Chttopdhyy Institute for Communition Tehnoogies nd Embedded Systems (ICE), RWTH Ahen University, Germny ECE Deprtment, IIT Khrgpur, Indi Abstrt Finite utomt is widey used for Deep Pket Inspetion (DPI) of network trffi. Two types of utomt empoyed for this purpose re Non-deterministi Finite Automt (NFA) nd Deterministi Finite Automt (DFA). An NFA suffers from rge memory bndwidth per hrter due to mutipe tive sttes. A DFA, in omprison, ensures iner proessing time of O(1) for memory bsed rhitetures. However, the DFA stte exposion onditions ommony ourring in tody s NIDS rue-sets, render the utomt with prtiy infesibe memory spe requirements. To void stte bowup we propose semi-deterministi utomt, Sub-expression Integrted DFA (SI- DFA), tht ensures proessing time of singe stndrd DFA. Rues re broken into sub-expressions t bowup onditions nd ompied into singe DFA ong with n ssoition tbe, to orrety enpsute equivent utomt. We ist the rre ses in regur expressions for whih sub-expression Integrtion is inorret nd present methodoogy to detet their ourrenes. We evute SI-DFA on re-word rue-sets ike Bro, Snort nd Linux fiters nd ompre their performne with the stte-of-the-rt hybrid utomt soutions. SI-DFA renders 66-97% redution in proessing bndwidth, up to 68% ower spe requirement nd n improvement trend with inresing rue ompexity when ompred to the trdition soutions. Index Terms DPI, NIDS, DFA, NFA, stte bowup, keene strs, hybrid-utomt, regur expression mthing I. INTRODUCTION Network Intrusion Detetion Systems (NIDS) empoy Deep pket inspetion (DPI) for number of seurity bsed ppitions ike deteting nd monitoring viruses, miious trffi, un-uthorized ess, ttks nd protoos. The byte-by-byte inspetion of ontent t wire speed mkes DPI omputtiony henging probem. Moreover, prtiy fesibe spe requirements of the rue-sets utomt, despite the stteexposion, is required. Summrizing, the mjor desirbe however mutuy onfiting hrteristis of n effiient DPI system re s foows: 1) Fst nd deterministi proessing time with worst se time gurntees 2) Compt spe requirement, showing iner sbiity for inresing rue-sets Tody s rue-sets for DPI re given s regur expressions (regex) for ensuring fexibe yet ompt representtion. The worst se bndwidth nd spe requirements for representing n n-hrter regex s NFA nd DFA re given in Tbe I. Cery, there is spe-time trde-off; NFAs re ompt but sow, DFAs re fst but spe hungry. Spe requirement of n NFA is ompt with O(n) sttes, however, its proessing ompexity is hrd to mnge sine it my hve sttes tive simutneousy. A DFA gurntees O(1) proessing time but my suffer from bowup ses mking the worst se stte spe requirement Σ n (Σ being the phbet rnge). Current impementtions of regexes ptterns used in networking require gigbytes of memory, nd their performne remins imited to sub-gigbit prsing rtes; whih mkes it n importnt nd henging reserh re. Properties DFA NFA Tot Sttes Σ n n Storge ost O(Σ n ) O(n) Ative Sttes 1 n Proessing ost O(1) O(n 2 ) TABLE I COMPARISON OF NFA AND DFA FOR AN N-CHARACTER REGEX An ide finite utomt shoud thus hve the proessing speed of DFA nd spe requirements of n NFA. SI- DFA is n effort in this diretion. It voids stte bowup by integrting sub-expressions of the regexes in DFA, inked with n Assoition tbe. Theoreti nd prti ontributions of this pper re summrized s 1) We quntify stte bowup due to mutipe keene str in regexes nd propose shifter-dfa for n eonomi hnding of ounting onstrints. 2) We present nove utomt ed SI-DFA to void stte bowup. The proposed hybrid utomt is funtiony equivent to finite utomt with ery distint deterministi nd non-deterministi prts. The utomt s mjor portion is stndrd DFA tht not ony ensures deterministi proessing speed of O(1) but so n be subjeted to ompression nd enoding tehniques for DFAs [1] [4]. 3) We enist regex types for whih SI-DFA is not ppibe, give methodoogy for their detetion nd propose n terntive whenever possibe. 4) We vidte the resuts using re-word regexes typiy used for NIDS nd benhmrk the redution in onstrution time, spe nd bndwidth requirements ginst the proposed soutions. The reminder of the pper is orgnized s foows. Se. II quntifies the bowup enountered in NFA to DFA onversion. Se. III provides brief overview of the vrious proposed reted ontributions for tering stte bowup in pst nd justifies the motivtion for the proposed rhiteture. SI-DFA methodoogy is presented in Se. IV. Subsequenty we enist ertin ses in whih merging of sub-expressions is inorret nd ses in whih we hve n ternte soution. The subsequent Setion showses the experiment evution on re-word rue-sets fiters nd ompres the performne with /13/$ IEEE 164

2 NFA, DFA nd Hybrid-FA [5] impementtion. Bsed upon tht nysis onusion is presented in Se. VI. II. STATE-EXPLOSION QUANTIFICATION An NFA of n ext mth string retins the number of sttes fter its stndrd power-set onversion into DFA. A phenomenon ed exponenti stte bowup (or stte exposion) hppens when the regex orresponding to the NFA hs foowing onstruts. A. Counting Constrints A ounting onstrint is widrd repetition, tht my our in regexes s 1).{n,m} : widrd repetition between n ti m times. 2).{n,} : widrd repetition t est n times. 3).{n} : widrd repetition exty n times. Counting onstrints n ed to stte bowup during onstrution of DFAs, even when the orresponding regex is ompied in isotion [5]. To void stte bowup, Kumr et. proposed to keep ounter with the finite utomt to keep trk of these ength restritions [6]. Behi et. ter pointed out tht to gurntee the funtion orretness of this ounting utomt, tot of n-mny ounters woud be needed, n being the minimum repetition ount [7]. They proposed more eonomi soution to the probem by observing tht ony one ounter ong with (n 1)-ounter differenes wi be needed to mode n equivent ounter-dfa [7]. The orresponding DFA hs some ondition trnsitions bsed on number nd vues of differenti ounter bnk. We observe tht n n-bits shift register n serve the sme purpose, reping the ounter nd differene mrkers. Firing of new ounter is mrked by ping 1 t the hed of the shift register nd nt = n n be registered by monitoring 1 t the ti of the shift register. Bitwise OR-ing of the shift register vues n refer to presene of ny tive ounters. For quntifying the sving in terms of register bits, onsider regex expression1.{n}expression2. A og 2 (n)-bit ounter, pus (n 1) mny og 2 (n)-bit differene mrkers wi be needed for ounter-dfa [7], resuting in the synhronous ogi budget n.og 2 (n). A shift register, serving the sme purpose, wi redue this budget to n-bits. Sine ounting onstrints our frequenty for re-word regexes, sving in synhronous ogi budget n be signifint. Athough this is not the mjor ontribution of our work, to the best of our knowedge, suh shifter-dfa for hnding ounting onstrints hs not been proposed before. For the rest of the disussion, we exude the regexes with ounting onstrints sine they n be hnded better with shifter-dfa. Another exuded ss of regexes re the ones with Per Comptibe bk-referenes, whih n be hnded we by the tgging nd trvers reord keeping [7]. B. Keene Str (.*) Conditions Ourrene of unbounded widrd repetitions (or keene str) is frequent in the re-word regexes for DPI ppitions. The NFA of regex expression1.*expression2 hs sef-oop in pe of the keene str. Conversion into the DFA uses bowup ony if more thn one suh regexes re ompied together. In order to quntify the stte bowup, et us onsider k regexes. Let the i th regex with x i number of keene str onditions ed to DFA with n i sttes when ompied in isotion. The stte bowup shows stte number inrese mutipitive to the number of keene strs in the regexes dded to the utomt. The number of sttes N k in ombined DFA of k regur expressions n be expressed s: kx Y k N k = n i (x j + 1) (1) i=1 j=i+1 The eqution highights the severity of stte bowup emphsizing the need of soutions ike SI-DFA to ddress the probem. Moreover, the pseudo-widrd repetition onditions ourring in NIDS regexes so use bowup of omprbe mgnitude (e.g., expression1[ˆ\n\r]*expression2). For the rest of the pper keene str bowup ondition refers to.*,.+ or pseudo-widrd repetition uness otherwise mentioned. III. RELATED WORK An optim utomt for regex mthing is widey expored probem, both in ommeri nd demi ires, nd the reserh in this diretion ontinues ti dte. Bsed on the underying utomt, we n tegorize the shemes into three mjor sses: NFA, DFA nd Semi-deterministi utomt. One of the eriest NFA-bsed FPGA impementtion for regexes ws presented by R. Sidhu nd V. Prsnn [8]. They proposed one hot enoding of eh NFA stte by fipfop, supporting mutipe tive sttes, mutipe simutneous trnsitions nd O(1) proessing speed. Mny improvements foowed: bsed on vrious iruit optimiztions [9], [10], expoiting preism by subjeting expressions to individu ores[11], muti-strem dt proessing[12], muti-stride regex prsing [13] et. However most of the FPGA bsed NFA impementtions show sow reonfigurbiity nd inferior performne with rhiteture sbiity [14]. DFA bsed regex mthing engines ensure deterministi proessing bndwidth but hve huge memory requirements. Consequenty shemes trding DFA stte spe requirements with more thn one stte trvers per input byte hve been presented [1], [2]. By introdution of pipeined rhiteture, the probem of hving deterministi proessing rte hs so been soved by reent shemes, nmey, FEACAN [3] nd RCDFA [4]. In spite of sever DFA ompression shemes [1] [4] nd regex grouping shemes into mutipe DFAs for esping stte exposion [15], ompex regexes ompied soey into DFAs fi to generte n utomt of reizbe spe. Sever semideterministi utomt soutions hve been proposed to ddress this probem. A Hybrid-FA interrupts the subset onstrution of n NFA t sttes tht use bowup [5]. The utomt onstitutes hed-dfa with its bowup sttes inking it to sever ti DFAs/NFAs. Athough Hybrid-FA hs spe nd bndwidthrequirementsowerthnthtofsoedfandnfa soution respetivey, however, its proessing bndwidth vries with the network trffi with known worst se. Another simir hybrid utomt sheme espes stte exposion by 165

3 NFA segregtion into mutipe utomts t points bsed on probbiity distribution of utomt trnsitions [6]. It isotes the frequenty visited prefixes nd infrequenty visited suffixes of regexes nd mkes segregted utomts. This sheme however, requires reord keeping of stte trvers during trffi tring, tht hs signifint overhed for rge rue-sets. A tunbe semi-deterministi utomt, TFA, n be tuned t onstrution time to hve tive sttes bounded by b to ensure preditbe worst se performne [16]. Lrge onstrution ost of TFA is however prohibitive of its use, sine it reies on n NP-hrd Set Spit Probem for ny b 2. Moreover, in terms of memory requirements, it is seetivey inferior to Hybrid-FA [5]. A Semi-deterministi Finite Automt (SFA), with simir spirit s tht of TFA, ws proposed by Yng nd Prsnn [17]. They proposed greedy heuristi to sove the NP ompete probem of finding the minimum number of onstituent DFAs (-DFAs) required to void stte bowup ompetey for given set of regexes [17]. A more reent propos DC-DFA, proposes NFA stte set prtitioning suh tht eh onstituent stte set, when trnsted to DFA hs no bowups [18]. It surpsses SFA in terms of stte number redution nd system throughput. The semi-deterministi utomt shemes [5], [6], [16] [18] suessfuy evde the probem of stte-spe bowup by utotmt segregtion t the ost of inresed proessing bndwidth. For Hybrid-FA, the worst se memory bndwidth requirement is iner to the number of regexes ontining bowup onditions [5]. Hene for ompex regex set the number of simutneous tive utomt n in worst se inrese s muh s the number of rues. It my use sowing down of the system if the NIDS engine supports imited number of simutneous DFAs. With rue-sets pubiy vibe, miious trffi n be generted for sowing-down ttks on the system. Our proposed SI-DFA merges the sub-expressions into singe DFA, hene the worst se memory bndwidth requirement is independent of rue ompexity. Consequenty the system hs good memory effiieny nd requires proessing bndwidth orders of mgnitude ess thn hybrid soutions. Moreover its O(1) proessing mkes it resiient to sowing-down ttk, rendering it superior to the stte-of-the-rt soutions. IV. A SUB-EXPRESSION INTEGRATED DFA (SI-DFA) DFA stte bowup is inked with the ourrene of sefoop ike stte in the respetive NFA. In n NFA, the sefoop sttes wys remin tive fter first trvers. DFA stte bowup is due to its inbiity to tre mutipe prti mthes simutneousy nd is overome by stte repition using bowup. One wy of overoming this shortoming of DFAs without using stte bowup is brek n expression into prts t bowup onditions nd merge them into n integrted DFA. Methodiy speking we undergo foowing steps for SI- DFA retion 1) We brek regexes into prts ed sub-expressions using keene str onditions s deimiters. 2) We rete merged DFA for the sub-expressions. The epting sttes of DFA re beed s Fin Aepting Sttes (FAS) or Sub-expression Aepting Sttes (SAS) if they mth fin or non-fin sub-expression of regex respetivey. 3) A regex is epted if its onstituent sub-expressions re epted in the right order. This is ensured by reting dependeny of every sub-expression in regex (exept thefirstone)onitspreedingsub-expression.ainkbitis ssoited with every sub-expression tht is onditiony vidted provided its orresponding FAS/SAS is rehed nd its preeding sub-expression ink bit hs redy been rehed/vidted. Vidtion of n FAS reports mth of its respetive regex rue. 4) For pseudo-widrd bowup ses, the ourrene of orresponding forbidden hrter is inked to invidte the ink bit of preeding sub-expression. Consider regexes b.*d nd m for better understnding of SI-DFA retion methodoogy. With keene str s deimiter, 3 sub-expressions re extrted. A merged DFA of the subexpressions b, d nd m is reted, hving 7 sttes s shown in Fig /- b 1 2 5/1 d Fig. 1. SI-DFA for Sub-expressions b, d nd m Corresponding to the three sub-expressions we hve three ink bits whose ddresses re speified in ink bit ddress oumn of n Assoition Tbe shown s Tbe II. Stte 5 nd 6 re FAS for regex 1 nd 2 respetivey, whie stte 4 is n SAS. Whenever stte 5 is visited fter tring subexpression d its orresponding ink bit (bit 1) is vidted ony if its dependeny bit (bit 0) is redy vid, inditing former eptne of its preeding sub-expression b. FAS/SAS orresponding to the first sub-expression of regex hve no orresponding dependeny bit (stte 4 nd 6). Vidtion of bit orresponding to n FAS resuts in mth to rue number speified by the st oumn of the tbe. Consider trffi tre dbmd. Linked bits re vidted in order fter trversing b, m nd d of trffi respetivey, out of whih the st two ink bits report mthes of regex 2 nd 1 respetivey. Stte FAS Dependeny Link bit Mth # bit ddress ddress Rue # TABLE II ASSOCIATION TABLE SHOWING STATE DEPENDENCIES For pseudo-bowup ses, if forbidden hrters do not our in subsequent sub-expression e.g., b[ˆx]*d, forbidden hrter tbe is onstruted with ourrene of forbidden hrter x tied to invidte the ink bit orresponding to sub-expression b. One forbidden hrter my be inked 3 m 6/2 166

4 to number of ink bits for invidtion. Fortuntey, reword rue-sets hve few distint forbidden hrters, hene the strtegy is fesibe in terms of spe requirements. In prinipe our SI-DFA is osest in spirit to Hybrid-FA [5] but is superior in performne in foowing prospets. 1) A hybrid-fa for group of regexes with n bowup ses wi hve one hed nd n ti utomts, eding to n+1 tive sttes in worst se. In omprison, SI-DFA wi hve no more thn 1 tive stte. 2) Due to ommon prefix merging, mutipe sub-expressions when ompied into singe DFA my derese the numberofsttesompredtothesumofnumberofsttes in sever DFAs of sub-expressions. Consequenty, the memory requirements of n SI-DFA re esser thn tht of Hybrid-FA. A. Mpping SI-DFA on n Arhiteture The SI-DFA is essentiy DFA ouped with n Assoition tbe. This setion desribes the ogi mpping of SI- DFA into memory-bsed rhiteture s shown in Fig. 2. Fig. 2. SI-DFA Arhiteture Strutury one setion of SI-DFA is stndrd DFA. Input dt is fed into Trffi Pket Buffer, whih is shifted right fter onsuming eh hrter ( hrter is sid to be onsumed when is orresponding stte hnge is ompete). There is onfigurbe DFA tbe memory, tht hods stte trnsition dt. The DFA trnsition tbe is ompressed ording to the D2FA improved gorithm [2]. Consequenty the DFA tbe memory is represented in ompressed form, hving imited number of beed trnsitions, defut trnsition nd bit-mp to distinguish between the two kinds of trnsitions. A deoder proesses the dt from the urrent stte register nd the inoming hrter nd updtes the new stte. Whie proessing eh hrter, the next stte is found out by foowing the defut or beed trnsitions of the urrent stte orresponding to tht hrter. The seond portion of SI-DFA omprises of the Assoition tbe, whih hods the orretion between the SAS, FAS nd the sub-expression ink bit, ong with the forbidden hrter tbe. If the next stte is n SAS/FAS, the pointer is shifted to the prtiur row in the Assoition tbe. Condition vidtionofinkbitsisdonebsedonthedependenybitbeing vidted. During proessing of hrter it is simutneousy fed to the hrter tbe, s shown in Fig. 2. It is then heked for equity ginst the forbidden hrters nd if mth is found of its orresponding sub-expression ink bits re invidted. B. Probem in Sub-expression Extrtion Regexes hving keene str bowup onditions within seprted brnhes must be preproessed before being subjeted to n SI-DFA. For exmpe, nive division of regex (mno. xy)m b d t the bowup stte ondition wi resut in two meningess sub-expressions, (mno nd xy)m b d. As preproessing step, the regex is first onverted to mutipe regexes (mno. xy)m nd b d, preserving the equivene. The steps in breking down suh regexes re isted beow: 1) Prse the regex into symboi expression with (, ) nd s deimiters e.g., (mno. xy)m b d is onverted to (A)B C D where A = (mno. xy),b = m,c = b,d = d 2) M rk symboi hrters whose orresponding subexpression hs bowup ondition. In the bove exmpe symboi hrter A is M rk-ed. 3) Repe ontention of symbos with. i.e., (A)B C D = (A).B C D. 4) Postfix the symboi expression with. (AND) nd (OR) s opertors nd proess the expression. The OR-ing is done ony when the symbos in onsidertion re not mrked, otherwise they re kept seprtey s individu symbos. Steps re given for the exmpe. ) Postfix expression : AB.CD b) {A}.{B} => {AB} ) {C} {D} => {(C D)} d) {AB} {(C D)} => {AB, C D} e) Fin output : AB, C D 5) Repe the symbos with the orresponding subexpressions e.g., {(mno. xy)m, b d} C. Cses not Conforming with SI-DFA Methodoogy We enist here seetive ses in regexes for whih the SI-DFA is not ppibe nd give methodoogy of their detetion. 1) Pseudo widrd repetitions: Regexes with pseudo widrd repetition onditions suh tht forbidden hrters our in subsequent sub-expression nnot be hnded by SI-DFA e.g., b[ˆx]*xd. For the exmpe t hnd, onsider bmxd s input trffi tht shoud idey report mth with x put in the forbidden hrter tbe. However, the ourrene of the hrter x wi turn off the sub-expression bit orresponding to b nd subsequenty the regex wi not be mthed. Hene for suh ses, the ony terntive is to et the bowup hppen. Fortuntey these ses re rre in modern dy regexes s eborted ter. 2) Subsequent sub-expressions overp: A orrety working SI-DFA shoud strt mthing sub-expression ony fter subsequent sub-expression hs redy been epted. Some exmpes vioting this order re enisted.. Regex b.*b wi be wrongy mthed for trffi b. The overpping hrter between sub-expressions is b. b. Regex b.*d.*bd wi be wrongy mthed for trffi bd. Here, the overp exists between ontention of sub-expressions 1 nd 2 (bd) nd the fin subexpression (bd). 167

5 . Regex.b.*.d wi be wrongy mthed for trffi bd. Simiry regex b..*d wi be wrongy mthed for trffi bd. The exmpes emphsize the need of methodiy formuting overp detetion in subsequent sub-expressions in regexes so tht it my be utomted. Moreover, regex shoud be subjeted to overp hek between eh of its onstituent subexpressions, with the ontention of its preeding subexpressions before dering it fit to generte n SI-DFA. Overp: Let M 1(L1), M 2(L2) be the mhines epting nguges L1nd L2respetivey.Thereissidtobenoverp between the two, if there exists string beonging to L1 whih resuts in n non-initi stte when fed to the M2. We define n Intersetion( ) DFA M 3(L1 pref(l2)), denoting mhine epting intersetion of the two nguges L1 nd pref(l2) whie M(pref(L2)) epts possibe non-nu prefixes of L2 ( sttes other thn strting stte in M(pref(L2)) re epting sttes). Then M3 = (Q1 Q2, Σ, σ3, [q 1, q 2 ], F1 F2) (2) Where Q i, σ i, q i nd F i represent sttes, trnsition funtion, strting stte nd epting stte of i th mhine respetivey. S1 S2 is the Crtesin produt of sets S1 nd S2, ordered pirs, [q1,q2] is n ordered pir from Q1 Q2, σ3 is onstruted from σ3([x1, x2], ) = [σ1(x1, ), σ2(x2, )] (3) for in Σ nd [x1,x2] in Q1 Q2. If epting sttes of M3 i.e., F1 F2 re non-rehbe the two nguges hve no overp nd the regex n be subjeted to n SI-DFA. 3) Compete ontinment in subsequent sub-expressions: SI-DFA wi generte erroneous resut if sub-expression in regex is ompetey ontined in its foowing sub-expression. Some exmpes re enisted for ebortion.. Regex.*b.d wi be wrongy mthed for trffi bd, sine sub-expression is ompetey ontined in the next sub-expression. b. Simiry, regex b.*bd wi be wrongy mthed for trffi mbd. A methodi definition for detetion of these ses foows. Let M1(L1), M2(L2) be the mhines epting two subexpressions. We define M3(L1 L2), donting mhine eptingunionofthetwonguges L1nd L2.Ifthenumber of epting sttes in M3 is greter thn the sum of number of epting sttes in M1 nd M2, i.e., (F3 > (F1 + F2)), non-nu subset of L1 is ompetey ontined in L2. This ondition is neessry nd suffiient for heking ompete ontinment between two sub-expressions. For exmpe, when the sub-expressions of regex b.*bd re ompied in isoted DFAs, eh DFA hs one epting stte. However Union DFA of the two sub-expressions wi hve 3 epting sttes showing ompete ontinment. Detetion of overp nd ompete ontinment in subsequent sub-expressions is done s preproessing eimintion step for SI-DFA. These regexes n be det by other hybrid utomt methodoogies [5], [17]. D. Ext-mth remov in.+ Cses Mny re-word regexes hve unbounded widrd repetition terms defined by.+ (1 or more repetition of widrd). Converting suh regex (e.g., b.+d) into n equivent regex with keene str ondition gives b..*d. Breking tht t bowup ondition gives two overpping sub-expressions b. nd d, eving it unfit to be det by SI-DFA. We devie form workround for tking these ses. Notie tht the regex with dot-pus ondition, e.g., b.+d, n equivent utomt wi be the one tht mthes b.*d nd not mth bd. Hene we expoit the exusion of ext mth strings to ensure orretness. We define n utomt mthing the differene of two nguges L3 = L1 L2, for the exmpe L1={b, d} nd L2={bd} s shown in Fig. 3. Differene utomt is reted by first mking Union utomt of L1 nd L2 nd then onverting the epting stte due to L2 s non epting stte. Union DFA of b, d nd bd wi hve 3 epting sttes (3, 4 nd 6) but stte 6 is onverted to non-epting stte to ommodte subtrtion of bd. The resuting SI-DFA orrety mthes b.+d. 0 1 b 3/1 Fig. 3. Differene DFA for b, d nd bd mthing b.+d E. SI-DFA Constrution Any utomt-bsed NIDS hs two phses. A preproessing phse tht is genery done on gener purpose omputing CPU. It epts regexes nd genertes the respetive utomt representtion. Every new rue-set updte requires preproessing before kiking off the serhing phse. The serhing phse invoves IP trffi streming t muti-gig rtes to report mthes. This phse is genery off-oded to dedited sve hrdwre for eertion resons. SI-DFA retion methodoogy is expined s fowhrt in Fig. 4. First the rues hving ounting onstrints nd bkreferenes re seprted out to be det s Hybrid-FA [7] or SFA [17]. Rest of the rues undergo n OR-seprtion preproessing s expined in Se. IV-B. A inking fie is so generted to keep trk of the origin rue numbers. Next we identify the three types of rues for whih SI-DFA methodoogy nnot be ppied s given in Se. IV-C. Suh regexes re identified nd moved to nother fie to be det seprtey s Hybrid-FA [7] or SFA [17]. A the remining rues re divided into sub-expressions t the bowup onditions ong with the neessry inking informtion in seprte fies. For dot-pus onditions subsequent sub-expression re so dded to this fie with fgs for generting non epting sttes for these rues s expined in Se. IV-D. A these sub-expressions re then subjeted to stndrd DFA utomt genertion nd 5 2 d 6 d 4/2 168

6 Hybrid-FA [5] SI-DFA % Rue-set No of rues DFA size NFA size Hed DFA Ti DFAs Tot No of Border No of No of No of Redution in size size size tis Size Sttes SAS FAS Bndwidth Linux Bro > Snort 1 46 > Snort 2 16 > Snort 3 14 > TABLE III COMPARISON BETWEEN DIFFERENT AUTOMATA terms of utomt s onstrition time, proessing bndwidth requirement nd storge ompexity. A singe DFA for eh of these rue-sets exeeds 100K sttes due to stte bowup. We tune the Hybrid-FA [5] to hve minim impt of stte bowup by direting bowup onditions to ed to ti-fas. The sme rue-set when subjeted to SI-DFA methodoogy resuts in singe DFA with tot sttes nd SAS nd FAS sttes s speified in Tbe III. Fig. 4. SI-DFA Cretion Fowhrt ompression. Resut nysis (shown in dotted boundry) is n option step nd done ony for omprison of our sheme. V. PERFORMANCE EVALUATION SI-DFA ss ode (1.5K ines) ws deveoped in C++ nd inudes funtions for deteting regexes unfit for SI-DFA, utomt retion, trffi tring nd performne evution. Our testing ptform ws n AMD Phenom 1055T Proessor with 8 GB of RAM nd Linux operting system. We hose prti rue-sets extrted from Bro 2.0 [19], Snort [20] (snpshot updted on 10 th Juy, 2012), nd inux [21] rues for experiment evution. It is worth highighting tht the perentge of regexes from these rues, for whih the retion of SI-DFA is not possibe, s demonstrted by the st two oumns of Tbe IV, is very sm (the oumn % of overp represents the ses of both overp nd ompete ontinment). Note tht we onsider the regexes without ounting onstrints nd bk-referenes. No Highest No. Averge No. % % Rue-set of bowup ses bowup ses of of rues per rue per rue overp forbidden Bro % Linux % 0 Snort (Spywre) % 9.25 TABLE IV STATISTICAL STUDY OF CASES UNFIT FOR SI-DFA We extrt rue-sets Snort 1, Snort 2 nd Snort 3 from snort rue-set suh tht eh hs rues with predominnty one, two nd three bowup onditions respetivey (Tbe III). We ompre our SI-DFA performne with Hybrid-FA [5] in A. Memory Bndwidth Requirement The memory bndwidth requirement of n utomt is the number of its simutneousy tive sttes. It is proportion to the serh speed of trffi. Sine eh tive DFA requires one stte trvers per hrter, the mximum number of possibe tive DFAs for Hybrid-FA is given by the number of tis pus one (for Hed-DFA). SI-DFA gives remrkbe sving on simutneous memory esses required per hrter (66-97%) s it hs ony one DFA. The st oumn of the tbe shows this % redution, whih is uted s: (bndwidth HFA bndwidth SI-DFA) bndwidth HF A B. Storge Compexity 100 (4) Before ompring the storge requirements of the two utomt, we ompressed the Hed-DFA, the ti-dfas of Hybrid-FA nd the SI-DFA ording to the D2FA improved gorithm [2]. An n-stte DFA tbe when ompressed requires, for eh of its stte row, foowing mount of memory 1) A Stte ID hving w = og 2 (n)/8 bytes. 2) A defut trnsition of w bytes. 3) Lbeed trnsitions eh of w bytes. 4) A bitmp of /8 bytes speifying beed / defut trnsitions. For SI-DFA, Eh stte entry hs one ddition bit speifying if it is n FAS/SAS or not. In se it is n FAS/SAS there is pointer to speifi row of the Assoition tbe with width equ to Stte ID s expined beow. Assoition tbe for m number of FAS/SAS sttes is orgnized into the foowing dt segments: 1) An Stte ID hving og 2 (m)/8 bytes. 2) The IDs of ink bits to be vidted, eh hving memory footprint of b = og 2 (no bits)/8 bytes (these ink bits didn t exeed 9 per SAS/FAS for onsidered rue-sets) 3) The ID of dependeny ink bit of w bytes 4) Mth rue number in se of n FAS. One FAS my be inked to one or more rues to be mthed. For our experiment dt the Forbidden hrter tbe ws found to hve no more thn 10 hrters. Sine eh of the 169

7 forbidden hrter my be ssoited with one or more ink bits, the mximum footprint of this tbe for f hrters n be (f (hr id) + f ( og 2 (no bits)/8 )) bytes. Memory footprint omprison of SI-DFA nd hybrid-fa for the rue-sets in onsidertion is given in Fig. 5. It n be observed from tht SI-DFA outperforms onsiderby espeiy when the number of bowup onditions per ine inreses. Bro rue-set is modertey ompex. Its SI-DFA bets the respetive Hybrid-FA in memory footprint. Sine Linux rue-set hs ess frequent bowup onditions, SI-DFA hieves sving in terms of redued memory esses per hr proessing ony. Fig. 5 so shows trend in the SI-DFA memory footprint redution with inresing dt set ompexity. For the three Snort rue-sets, with inresing ompexity(eft to right) onsiderbe redution in memory ompred to Hybrid-FA is seen. Fig. 5. Memory Footprint Comprison of SI-DFA nd Hybrid-FA Fig. 6. Constrution Time Comprison of SI-DFA nd Hybrid-FA C. Automt onstrution time We ompre SI-DFA onstrution time on our testing ptform with tht of Hybrid-FA in Fig. 6. Note tht the time tken for testing regex being fit for SI-DFA hs been exuded. Tht is beuse t the time of reese of new rue-set, eh of its regex n be heked for its onformity to the SI- DFA methodoogy one nd tgged with this informtion. The trend of inresing performne with inresing ompexity understndby foows for utomt onstrution time too s seen for snort rue-sets. VI. CONCLUSION In this ontribution we present n SI-DFA tht merges sub-expressions t the bowup onditions into singe DFA. Thereby it not ony suessfuy espes the stte bowup but so keeps the proessing bndwidth equ to singe instne of stndrd DFA. We present ompete methodoogy of SI- DFA retion enisting ses for whih SI-DFA retion is not possibe nd form definition for detetion of these ses. Unike the hybrid shemes hving mutipe simutneousy tive DFAs, SI-DFA enpsutes their whoe essene in singe instne of DFA beting them by hving ower proessing bndwidth nd spe requirement with fster ompition of utomt for re-word NIDS rue-sets. Moreover with n inresing ompexity of regexes the performne improves further, mking it n ide hoie for prti NIDS. As future work we pn to ompre SI-DFA performne with other reported hybrid utomt shemes. We so intend to extend the SI-DFA methodoogy s prototype hrdwre impementtion. Aided with immense eertion, the proposed system n gurntee high-speed impementtion of NIDS more eonomiy. REFERENCES [1] S. Kumr, S. Dhrmpurikr, F. Yu, P. Crowey, nd J. Turner, Agorithms to eerte mutipe regur expressions mthing for deep pket inspetion, in ACM SIGCOMM Computer Communition Review, vo. 36, no. 4, 2006, pp [2] M. Behi nd P. Crowey, An improved gorithm to eerte regur expression evution, in Pro. of the 3rd ACM/IEEE Sym. on Arhiteture for networking nd ommunitions systems, 2007, pp [3] Y. Qi, K. Wng, J. Fong, Y. Xue, J. Li, W. Jing, nd V. Prsnn, FEA- CAN: Front-end eertion for ontent-wre network proessing, in Pro. of IEEE INFOCOM, 2011, pp [4] K. Wng, Y. Qi, Y. Xue, nd J. Li, Reorgnized nd ompt DFA for effiient regur expression mthing, in Pro. of IEEE Int. Conf. on Communitions (ICC), 2011, pp [5] M. Behi nd P. Crowey, A hybrid finite utomton for prti deep pket inspetion, in Pro. of the ACM CoNEXT, 2007, pp [6] S. Kumr, B. Chndrsekrn, J. Turner, nd G. Vrghese, Curing regur expressions mthing gorithms from insomni, mnesi, nd ui, in Pro. of 3rd ACM/IEEE Sym. on Arhiteture for networking nd ommunitions systems, 2007, pp [7] M. Behi nd P. Crowey, Extending finite utomt to effiienty mth Per-omptibe regur expressions, in Pro. of ACM CoNEXT, 2008, pp [8] R. Sidhu nd V. Prsnn, Fst regur expression mthing using FPGAs, in Pro. of 9th Annu IEEE Sym. on Fied-Progrmmbe Custom Computing Mhines (FCCM), 2001, pp [9] B. Huthings, R. Frnkin, nd D. Crver, Assisting network intrusion detetion with reonfigurbe hrdwre, in Pro. of 10th Annu IEEE Sym. on Fied-Progrmmbe Custom Computing Mhines, 2002, pp [10] Y. Yng, W. Jing, nd V. Prsnn, Compt rhiteture for highthroughput regur expression mthing on FPGA, in Pro. of the 4th ACM/IEEE Sym. on Arhitetures for Networking nd Communitions Systems, 2008, pp [11] A. Mitr, W. Njjr, nd L. Bhuyn, Compiing PCRE to FPGA for eerting snort IDS, in Pro. of the 3rd ACM/IEEE Sym. on Arhiteture for networking nd ommunitions systems, 2007, pp [12] Q. Yun, Y. Yng, nd V. Prsnn, Muti-strem regur expression mthing on FPGA, in Pro. of IEEE Int. Conf. on Reonfigurbe Computing nd FPGAs (ReConFig), 2011, pp [13] N. Ymgki, R. Sidhu, nd S. Kmiy, High-speed regur expression mthing engine using muti-hrter NFA, in Pro. of IEEE Int. Conf. on Fied Progrmmbe Logi nd Appitions (FPL), 2008, pp [14] C. Crk nd D. Shimme, Sbe pttern mthing for high speed networks, in Pro. of 12th Annu IEEE Sym. on Fied-Progrmmbe Custom Computing Mhines (FCCM), 2004, pp [15] F.Yu,Z.Chen,Y.Dio,T.Lkshmn,ndR.H.Ktz, Fstndmemoryeffiient regur expression mthing for deep pket inspetion, in Pro. of ACM/IEEE Sym. on Arhiteture for Networking nd Communitions systems, 2006, pp [16] Y. Xu, J. Jing, R. Wei, Y. Song, nd H. Cho, TFA: A tunbe finite utomton for regur expression mthing, Tehni Report, poytehni institute of new york university, [17] Y. Yng nd V. Prsnn, Spe-time trdeoff in regur expression mthing with semi-deterministi finite utomt, in Pro. of IEEE INFOCOM, 2011, pp [18] W. He, Y. F. Guo, nd H. C. Hu, Hybrid finite utomt-bsed gorithm for rge se regur expression mthing, vo. 263, pp , [19] [20] [21] 170

Outline. Motivation Background ARCH. Experiment Additional usages for Input-Depth. Regular Expression Matching DPI over Compressed HTTP

Outline. Motivation Background ARCH. Experiment Additional usages for Input-Depth. Regular Expression Matching DPI over Compressed HTTP ARCH This work ws supported y: The Europen Reserh Counil, The Isreli Centers of Reserh Exellene, The Neptune Consortium, nd Ntionl Siene Foundtion wrd CNS-119748 Outline Motivtion Bkground Regulr Expression

More information

Paradigm 5. Data Structure. Suffix trees. What is a suffix tree? Suffix tree. Simple applications. Simple applications. Algorithms

Paradigm 5. Data Structure. Suffix trees. What is a suffix tree? Suffix tree. Simple applications. Simple applications. Algorithms Prdigm. Dt Struture Known exmples: link tble, hep, Our leture: suffix tree Will involve mortize method tht will be stressed shortly in this ourse Suffix trees Wht is suffix tree? Simple pplitions History

More information

CS 340, Fall 2016 Sep 29th Exam 1 Note: in all questions, the special symbol ɛ (epsilon) is used to indicate the empty string.

CS 340, Fall 2016 Sep 29th Exam 1 Note: in all questions, the special symbol ɛ (epsilon) is used to indicate the empty string. CS 340, Fll 2016 Sep 29th Exm 1 Nme: Note: in ll questions, the speil symol ɛ (epsilon) is used to indite the empty string. Question 1. [10 points] Speify regulr expression tht genertes the lnguge over

More information

CS 241 Week 4 Tutorial Solutions

CS 241 Week 4 Tutorial Solutions CS 4 Week 4 Tutoril Solutions Writing n Assemler, Prt & Regulr Lnguges Prt Winter 8 Assemling instrutions utomtilly. slt $d, $s, $t. Solution: $d, $s, nd $t ll fit in -it signed integers sine they re 5-it

More information

Midterm Exam CSC October 2001

Midterm Exam CSC October 2001 Midterm Exm CSC 173 23 Otoer 2001 Diretions This exm hs 8 questions, severl of whih hve suprts. Eh question indites its point vlue. The totl is 100 points. Questions 5() nd 6() re optionl; they re not

More information

Error Numbers of the Standard Function Block

Error Numbers of the Standard Function Block A.2.2 Numers of the Stndrd Funtion Blok evlution The result of the logi opertion RLO is set if n error ours while the stndrd funtion lok is eing proessed. This llows you to rnh to your own error evlution

More information

TREE-LIKE CONTINUA AND SIMPLE BONDING MAPS

TREE-LIKE CONTINUA AND SIMPLE BONDING MAPS Voume 7, 198 Pges 181 190 http://topoogy.uburn.edu/tp/ TREE-LIKE CONTINUA AND SIMPLE BONDING MAPS by Sm W. Young Topoogy Proceedings Web: http://topoogy.uburn.edu/tp/ Mi: Topoogy Proceedings Deprtment

More information

Duality in linear interval equations

Duality in linear interval equations Aville online t http://ijim.sriu..ir Int. J. Industril Mthemtis Vol. 1, No. 1 (2009) 41-45 Dulity in liner intervl equtions M. Movhedin, S. Slhshour, S. Hji Ghsemi, S. Khezerloo, M. Khezerloo, S. M. Khorsny

More information

6.045J/18.400J: Automata, Computability and Complexity. Quiz 2: Solutions. Please write your name in the upper corner of each page.

6.045J/18.400J: Automata, Computability and Complexity. Quiz 2: Solutions. Please write your name in the upper corner of each page. 6045J/18400J: Automt, Computbility nd Complexity Mrh 30, 2005 Quiz 2: Solutions Prof Nny Lynh Vinod Vikuntnthn Plese write your nme in the upper orner of eh pge Problem Sore 1 2 3 4 5 6 Totl Q2-1 Problem

More information

Parallelization Optimization of System-Level Specification

Parallelization Optimization of System-Level Specification Prlleliztion Optimiztion of System-Level Speifition Luki i niel. Gjski enter for Emedded omputer Systems University of liforni Irvine, 92697, US {li, gjski} @es.ui.edu strt This pper introdues the prlleliztion

More information

CS553 Lecture Introduction to Data-flow Analysis 1

CS553 Lecture Introduction to Data-flow Analysis 1 ! Ide Introdution to Dt-flow nlysis!lst Time! Implementing Mrk nd Sweep GC!Tody! Control flow grphs! Liveness nlysis! Register llotion CS553 Leture Introdution to Dt-flow Anlysis 1 Dt-flow Anlysis! Dt-flow

More information

McAfee Web Gateway

McAfee Web Gateway Relese Notes Revision C MAfee We Gtewy 7.6.2.11 Contents Aout this relese Enhnement Resolved issues Instlltion instrutions Known issues Additionl informtion Find produt doumenttion Aout this relese This

More information

CMPUT101 Introduction to Computing - Summer 2002

CMPUT101 Introduction to Computing - Summer 2002 CMPUT Introdution to Computing - Summer 22 %XLOGLQJ&RPSXWHU&LUFXLWV Chpter 4.4 3XUSRVH We hve looked t so fr how to uild logi gtes from trnsistors. Next we will look t how to uild iruits from logi gtes,

More information

Deflation DFA: Remembering History is Adequate

Deflation DFA: Remembering History is Adequate This full text pper ws peer reviewe t the iretion of IEEE Communitions Soiety subjet mtter experts for publition in the IEEE ICC 21 proeeings Defltion DFA: Remembering History is Aequte Yi Tng 1, Tinfn

More information

CS453 INTRODUCTION TO DATAFLOW ANALYSIS

CS453 INTRODUCTION TO DATAFLOW ANALYSIS CS453 INTRODUCTION TO DATAFLOW ANALYSIS CS453 Leture Register llotion using liveness nlysis 1 Introdution to Dt-flow nlysis Lst Time Register llotion for expression trees nd lol nd prm vrs Tody Register

More information

Distributed Systems Principles and Paradigms. Chapter 11: Distributed File Systems

Distributed Systems Principles and Paradigms. Chapter 11: Distributed File Systems Distriuted Systems Priniples nd Prdigms Mrten vn Steen VU Amsterdm, Dept. Computer Siene steen@s.vu.nl Chpter 11: Distriuted File Systems Version: Deemer 10, 2012 2 / 14 Distriuted File Systems Distriuted

More information

Lecture 12 : Topological Spaces

Lecture 12 : Topological Spaces Leture 12 : Topologil Spes 1 Topologil Spes Topology generlizes notion of distne nd loseness et. Definition 1.1. A topology on set X is olletion T of susets of X hving the following properties. 1. nd X

More information

Distributed Systems Principles and Paradigms

Distributed Systems Principles and Paradigms Distriuted Systems Priniples nd Prdigms Christoph Dorn Distriuted Systems Group, Vienn University of Tehnology.dorn@infosys.tuwien..t http://www.infosys.tuwien..t/stff/dorn Slides dpted from Mrten vn Steen,

More information

Partial Character Decoding for Improved Regular Expression Matching in FPGAs

Partial Character Decoding for Improved Regular Expression Matching in FPGAs Partial Charater Deoding for Improved Regular Expression Mathing in FPGAs Peter Sutton Shool of Information Tehnology and Eletrial Engineering The University of Queensland Brisbane, Queensland, 4072, Australia

More information

Introduction to Algebra

Introduction to Algebra INTRODUCTORY ALGEBRA Mini-Leture 1.1 Introdution to Alger Evlute lgeri expressions y sustitution. Trnslte phrses to lgeri expressions. 1. Evlute the expressions when =, =, nd = 6. ) d) 5 10. Trnslte eh

More information

Pattern Matching. Pattern Matching. Pattern Matching. Review of Regular Expressions

Pattern Matching. Pattern Matching. Pattern Matching. Review of Regular Expressions Pttern Mthing Pttern Mthing Some of these leture slides hve een dpted from: lgorithms in C, Roert Sedgewik. Gol. Generlize string serhing to inompletely speified ptterns. pplitions. Test if string or its

More information

IMAGE COMPRESSION USING HIRARCHICAL LINEAR POLYNOMIAL CODING

IMAGE COMPRESSION USING HIRARCHICAL LINEAR POLYNOMIAL CODING Rsh Al-Tmimi et l, Interntionl Journl of Computer Siene nd Mobile Computing, Vol.4 Issue.1, Jnury- 015, pg. 11-119 Avilble Online t www.ijsm.om Interntionl Journl of Computer Siene nd Mobile Computing

More information

Lesson 4.4. Euler Circuits and Paths. Explore This

Lesson 4.4. Euler Circuits and Paths. Explore This Lesson 4.4 Euler Ciruits nd Pths Now tht you re fmilir with some of the onepts of grphs nd the wy grphs onvey onnetions nd reltionships, it s time to egin exploring how they n e used to model mny different

More information

Lecture 8: Graph-theoretic problems (again)

Lecture 8: Graph-theoretic problems (again) COMP36111: Advned Algorithms I Leture 8: Grph-theoreti prolems (gin) In Prtt-Hrtmnn Room KB2.38: emil: iprtt@s.mn..uk 2017 18 Reding for this leture: Sipser: Chpter 7. A grph is pir G = (V, E), where V

More information

[SYLWAN., 158(6)]. ISI

[SYLWAN., 158(6)]. ISI The proposl of Improved Inext Isomorphi Grph Algorithm to Detet Design Ptterns Afnn Slem B-Brhem, M. Rizwn Jmeel Qureshi Fulty of Computing nd Informtion Tehnology, King Adulziz University, Jeddh, SAUDI

More information

Multicriteria Dynamic Routing in All-Optical WDM Networks: An overview of recent results and algorithms

Multicriteria Dynamic Routing in All-Optical WDM Networks: An overview of recent results and algorithms Muticriteri Dynmic Routing in A-Optic WDM Networks: An overview of recent resuts nd gorithms Cros Simões,3 nd Teres Gomes 2,3 Esco Superior de Tecnoogi de Viseu Instituto Poitécnico de Viseu 2 Deprtmento

More information

ECE 468/573 Midterm 1 September 28, 2012

ECE 468/573 Midterm 1 September 28, 2012 ECE 468/573 Midterm 1 September 28, 2012 Nme:! Purdue emil:! Plese sign the following: I ffirm tht the nswers given on this test re mine nd mine lone. I did not receive help from ny person or mteril (other

More information

Distance Computation between Non-convex Polyhedra at Short Range Based on Discrete Voronoi Regions

Distance Computation between Non-convex Polyhedra at Short Range Based on Discrete Voronoi Regions Distne Computtion etween Non-onvex Polyhedr t Short Rnge Bsed on Disrete Voronoi Regions Ktsuki Kwhi nd Hiroms Suzuki Deprtment of Preision Mhinery Engineering, The University of Tokyo 7-3-1 Hongo, Bunkyo-ku,

More information

In the last lecture, we discussed how valid tokens may be specified by regular expressions.

In the last lecture, we discussed how valid tokens may be specified by regular expressions. LECTURE 5 Scnning SYNTAX ANALYSIS We know from our previous lectures tht the process of verifying the syntx of the progrm is performed in two stges: Scnning: Identifying nd verifying tokens in progrm.

More information

UTMC APPLICATION NOTE UT1553B BCRT TO INTERFACE PSEUDO-DUAL-PORT RAM ARCHITECTURE INTRODUCTION ARBITRATION DETAILS DESIGN SELECTIONS

UTMC APPLICATION NOTE UT1553B BCRT TO INTERFACE PSEUDO-DUAL-PORT RAM ARCHITECTURE INTRODUCTION ARBITRATION DETAILS DESIGN SELECTIONS UTMC APPLICATION NOTE UT1553B BCRT TO 80186 INTERFACE INTRODUCTION The UTMC UT1553B BCRT is monolithi CMOS integrte iruit tht provies omprehensive Bus Controller n Remote Terminl funtions for MIL-STD-

More information

Shared Memory Architectures. Programming and Synchronization. Today s Outline. Page 1. Message passing review Cosmic Cube discussion

Shared Memory Architectures. Programming and Synchronization. Today s Outline. Page 1. Message passing review Cosmic Cube discussion Tody s Outline Arhitetures Progrmming nd Synhroniztion Disuss pper on Cosmi Cube (messge pssing) Messge pssing review Cosmi Cube disussion > Messge pssing mhine Shred memory model > Communition > Synhroniztion

More information

COSC 6374 Parallel Computation. Non-blocking Collective Operations. Edgar Gabriel Fall Overview

COSC 6374 Parallel Computation. Non-blocking Collective Operations. Edgar Gabriel Fall Overview COSC 6374 Prllel Computtion Non-loking Colletive Opertions Edgr Griel Fll 2014 Overview Impt of olletive ommunition opertions Impt of ommunition osts on Speedup Crtesin stenil ommunition All-to-ll ommunition

More information

Chapter 9. Greedy Technique. Copyright 2007 Pearson Addison-Wesley. All rights reserved.

Chapter 9. Greedy Technique. Copyright 2007 Pearson Addison-Wesley. All rights reserved. Chpter 9 Greey Tehnique Copyright 2007 Person Aison-Wesley. All rights reserve. Greey Tehnique Construts solution to n optimiztion prolem piee y piee through sequene of hoies tht re: fesile lolly optiml

More information

[Prakash* et al., 5(8): August, 2016] ISSN: IC Value: 3.00 Impact Factor: 4.116

[Prakash* et al., 5(8): August, 2016] ISSN: IC Value: 3.00 Impact Factor: 4.116 [Prksh* et l 58: ugust 6] ISSN: 77-9655 I Vlue: Impt Ftor: 6 IJESRT INTERNTIONL JOURNL OF ENGINEERING SIENES & RESERH TEHNOLOGY SOME PROPERTIES ND THEOREM ON FUZZY SU-TRIDENT DISTNE Prveen Prksh* M Geeth

More information

SMALL SIZE EDGE-FED SIERPINSKI CARPET MICROSTRIP PATCH ANTENNAS

SMALL SIZE EDGE-FED SIERPINSKI CARPET MICROSTRIP PATCH ANTENNAS Progress In Eletromgnetis Reserh C, Vol. 3, 195 22, 28 SMALL SIZE EDGE-FED SIERPINSKI CARPET MICROSTRIP PATCH ANTENNAS W.-L. Chen nd G.-M. Wng Rdr Engineering Deprtment Missile Institute of Air Fore Engineering

More information

Maintenance of Object-oriented Systems during Structural Evolution *

Maintenance of Object-oriented Systems during Structural Evolution * Mintennce of Object-oriented Systems during Structur Evoution * Pu L. Bergstein Deprtment of Computer Science nd Engineering Wright Stte University Dyton, OH 45435 Keywords: Object-oriented Softwre Engineering,

More information

Fig.25: the Role of LEX

Fig.25: the Role of LEX The Lnguge for Specifying Lexicl Anlyzer We shll now study how to uild lexicl nlyzer from specifiction of tokens in the form of list of regulr expressions The discussion centers round the design of n existing

More information

On - Line Path Delay Fault Testing of Omega MINs M. Bellos 1, E. Kalligeros 1, D. Nikolos 1,2 & H. T. Vergos 1,2

On - Line Path Delay Fault Testing of Omega MINs M. Bellos 1, E. Kalligeros 1, D. Nikolos 1,2 & H. T. Vergos 1,2 On - Line Path Delay Fault Testing of Omega MINs M. Bellos, E. Kalligeros, D. Nikolos,2 & H. T. Vergos,2 Dept. of Computer Engineering and Informatis 2 Computer Tehnology Institute University of Patras,

More information

Definition of Regular Expression

Definition of Regular Expression Definition of Regulr Expression After the definition of the string nd lnguges, we re redy to descrie regulr expressions, the nottion we shll use to define the clss of lnguges known s regulr sets. Recll

More information

COSC 6374 Parallel Computation. Communication Performance Modeling (II) Edgar Gabriel Fall Overview. Impact of communication costs on Speedup

COSC 6374 Parallel Computation. Communication Performance Modeling (II) Edgar Gabriel Fall Overview. Impact of communication costs on Speedup COSC 6374 Prllel Computtion Communition Performne Modeling (II) Edgr Griel Fll 2015 Overview Impt of ommunition osts on Speedup Crtesin stenil ommunition All-to-ll ommunition Impt of olletive ommunition

More information

Package Contents. Wireless-G USB Network Adapter with SpeedBooster USB Cable Setup CD-ROM with User Guide (English only) Quick Installation

Package Contents. Wireless-G USB Network Adapter with SpeedBooster USB Cable Setup CD-ROM with User Guide (English only) Quick Installation A Division of Ciso Systems, In. Pkge Contents Wireless-G USB Network Adpter with SpeedBooster USB Cle Setup CD-ROM with User Guide (English only) Quik Instlltion 2,4 GHz 802.11g Wireless Model No. Model

More information

Greedy Algorithm. Algorithm Fall Semester

Greedy Algorithm. Algorithm Fall Semester Greey Algorithm Algorithm 0 Fll Semester Optimiztion prolems An optimiztion prolem is one in whih you wnt to fin, not just solution, ut the est solution A greey lgorithm sometimes works well for optimiztion

More information

and vertically shrinked by

and vertically shrinked by 1. A first exmple 1.1. From infinite trnsltion surfe mp to end-periodi mp. We begin with n infinite hlf-trnsltion surfe M 0 desribed s in Figure 1 nd n ffine mp f 0 defined s follows: the surfe is horizontlly

More information

Inter-domain Routing

Inter-domain Routing COMP 631: NETWORKED & DISTRIBUTED SYSTEMS Inter-domin Routing Jsleen Kur Fll 2016 1 Internet-sle Routing: Approhes DV nd link-stte protools do not sle to glol Internet How to mke routing slle? Exploit

More information

Accurate Indirect Branch Prediction

Accurate Indirect Branch Prediction Aurte Indiret Brnh Predition Krel Driesen nd Urs Hölzle Deprtment of Computer Siene University of Cliforni Snt Brbr, CA 9 Abstrt Indiret brnh predition is likely to beome inresingly importnt in the future

More information

A Probabilistic Clustering-Based Indoor Location Determination System

A Probabilistic Clustering-Based Indoor Location Determination System A Probbiistic Custering-Bsed Indoor Loction Determintion System Moustf A. Youssef Ashok Agrw A. Udy Shnkr Sm H. Noh Deprtment of Computer Science nd UMIACS University of Mrynd Coege Prk MD 2742 {moustfgrw

More information

High-speed architectures for binary-tree based stream ciphers: Leviathan case study

High-speed architectures for binary-tree based stream ciphers: Leviathan case study High-speed rhitetures for inry-tree sed strem iphers: Levithn se study Astrt Rel-time pplitions suh s streming medi nd voie require enryption lgorithms tht do not propgte errors nd support fst enryption

More information

Internet Routing. IP Packet Format. IP Fragmentation & Reassembly. Principles of Internet Routing. Computer Networks 9/29/2014.

Internet Routing. IP Packet Format. IP Fragmentation & Reassembly. Principles of Internet Routing. Computer Networks 9/29/2014. omputer Networks 9/29/2014 IP Pket Formt Internet Routing Ki Shen IP protool version numer heder length (words) for qulity of servie mx numer remining hops (deremented t eh router) upper lyer protool to

More information

CS412/413. Introduction to Compilers Tim Teitelbaum. Lecture 4: Lexical Analyzers 28 Jan 08

CS412/413. Introduction to Compilers Tim Teitelbaum. Lecture 4: Lexical Analyzers 28 Jan 08 CS412/413 Introduction to Compilers Tim Teitelum Lecture 4: Lexicl Anlyzers 28 Jn 08 Outline DFA stte minimiztion Lexicl nlyzers Automting lexicl nlysis Jlex lexicl nlyzer genertor CS 412/413 Spring 2008

More information

ΕΠΛ323 - Θεωρία και Πρακτική Μεταγλωττιστών

ΕΠΛ323 - Θεωρία και Πρακτική Μεταγλωττιστών ΕΠΛ323 - Θωρία και Πρακτική Μταγλωττιστών Lecture 3 Lexicl Anlysis Elis Athnsopoulos elisthn@cs.ucy.c.cy Recognition of Tokens if expressions nd reltionl opertors if è if then è then else è else relop

More information

Architecture and Data Flows Reference Guide

Architecture and Data Flows Reference Guide Arhiteture nd Dt Flows Referene Guide BES12 Version 12.5 Pulished: 2016-06-29 SWD-20160620150844487 Contents Aout this guide... 5 Arhiteture: BES12 EMM solution... 6 BES12 omponents...8 Components used

More information

Type Checking. Roadmap (Where are we?) Last lecture Context-sensitive analysis. This lecture Type checking. Symbol tables

Type Checking. Roadmap (Where are we?) Last lecture Context-sensitive analysis. This lecture Type checking. Symbol tables Type Cheking Rodmp (Where re we?) Lst leture Contet-sensitie nlysis Motition Attriute grmmrs Ad ho Synt-direted trnsltion This leture Type heking Type systems Using synt direted trnsltion Symol tles Leil

More information

FASTEST METHOD TO FIND ALTERNATIVE RE-ROUTE

FASTEST METHOD TO FIND ALTERNATIVE RE-ROUTE INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 FASTEST METHOD TO FIND ALTERNATIVE RE-ROUTE 1 M.JothiLkshmi, M.S., M.Phil. 2 C.Theeendr, M.S., M.Phil. 3 M.K.Pvithr,

More information

Honors Thesis: Investigating the Algebraic Properties of Cayley Digraphs

Honors Thesis: Investigating the Algebraic Properties of Cayley Digraphs Honors Thesis: Investigting the Algebri Properties of Cyley Digrphs Alexis Byers, Wittenberg University Mthemtis Deprtment April 30, 2014 This pper utilizes Grph Theory to gin insight into the lgebri struture

More information

Dr. D.M. Akbar Hussain

Dr. D.M. Akbar Hussain Dr. D.M. Akr Hussin Lexicl Anlysis. Bsic Ide: Red the source code nd generte tokens, it is similr wht humns will do to red in; just tking on the input nd reking it down in pieces. Ech token is sequence

More information

To access your mailbox from inside your organization. For assistance, call:

To access your mailbox from inside your organization. For assistance, call: 2001 Ative Voie, In. All rights reserved. First edition 2001. Proteted y one or more of the following United Sttes ptents:,070,2;,3,90;,88,0;,33,102;,8,0;,81,0;,2,7;,1,0;,90,88;,01,11. Additionl U.S. nd

More information

An Efficient Code Update Scheme for DSP Applications in Mobile Embedded Systems

An Efficient Code Update Scheme for DSP Applications in Mobile Embedded Systems An Effiient Code Updte Sheme for DSP Applitions in Moile Emedded Systems Weiji Li, Youto Zhng Computer Siene Deprtment,University of Pittsurgh,Pittsurgh, PA 526 {weijili,zhngyt}@s.pitt.edu Astrt DSP proessors

More information

the machine and check the components AC Power Cord Carrier Sheet/ Plastic Card Carrier Sheet DVD-ROM

the machine and check the components AC Power Cord Carrier Sheet/ Plastic Card Carrier Sheet DVD-ROM Quik Setup Guide Strt Here ADS-2100 Plese red the Produt Sfety Guide first efore you set up your mhine. Then, plese red this Quik Setup Guide for the orret setup nd instlltion. WARNING WARNING indites

More information

Pipelined Multipliers for Reconfigurable Hardware

Pipelined Multipliers for Reconfigurable Hardware Pipelined Multipliers for Reonfigurable Hardware Mithell J. Myjak and José G. Delgado-Frias Shool of Eletrial Engineering and Computer Siene, Washington State University Pullman, WA 99164-2752 USA {mmyjak,

More information

CSE 401 Compilers. Agenda. Lecture 4: Implemen:ng Scanners Michael Ringenburg Winter 2013

CSE 401 Compilers. Agenda. Lecture 4: Implemen:ng Scanners Michael Ringenburg Winter 2013 CSE 401 Compilers Leture 4: Implemen:ng Snners Mihel Ringenurg Winter 013 Winter 013 UW CSE 401 (Mihel Ringenurg) Agend Lst week we overed regulr expressions nd finite utomt. Tody, we ll finish our finl

More information

CS 432 Fall Mike Lam, Professor a (bc)* Regular Expressions and Finite Automata

CS 432 Fall Mike Lam, Professor a (bc)* Regular Expressions and Finite Automata CS 432 Fll 2017 Mike Lm, Professor (c)* Regulr Expressions nd Finite Automt Compiltion Current focus "Bck end" Source code Tokens Syntx tree Mchine code chr dt[20]; int min() { flot x = 42.0; return 7;

More information

Single-Layer Trunk Routing Using 45-Degree Lines within Critical Areas for PCB Routing

Single-Layer Trunk Routing Using 45-Degree Lines within Critical Areas for PCB Routing SASIMI 2010 Proeedings (R3-8) Single-Lyer Trunk Routing Using 45-Degree Lines within Critil Ares for PCB Routing Kyosuke SHINODA Yukihide KOHIRA Atsushi TAKAHASHI Tokyo Institute of Tehnology Dept. of

More information

Troubleshooting. Verify the Cisco Prime Collaboration Provisioning Installation (for Advanced or Standard Mode), page

Troubleshooting. Verify the Cisco Prime Collaboration Provisioning Installation (for Advanced or Standard Mode), page Trouleshooting This setion explins the following: Verify the Ciso Prime Collortion Provisioning Instlltion (for Advned or Stndrd Mode), pge 1 Upgrde the Ciso Prime Collortion Provisioning from Smll to

More information

LINX MATRIX SWITCHERS FIRMWARE UPDATE INSTRUCTIONS FIRMWARE VERSION

LINX MATRIX SWITCHERS FIRMWARE UPDATE INSTRUCTIONS FIRMWARE VERSION Overview LINX MATRIX SWITCHERS FIRMWARE UPDATE INSTRUCTIONS FIRMWARE VERSION 4.4.1.0 Due to the omplex nture of this updte, plese fmilirize yourself with these instrutions nd then ontt RGB Spetrum Tehnil

More information

Tabu Split and Merge for the Simplification of Polygonal Curves

Tabu Split and Merge for the Simplification of Polygonal Curves Proeedings of the 2009 IEEE Interntionl Conferene on Systems, Mn, nd Cybernetis Sn Antonio, TX, USA - Otober 2009 Tbu Split nd Merge for the Simplifition of Polygonl Curves Gilds Ménier VALORIA, Université

More information

Incremental Design Debugging in a Logic Synthesis Environment

Incremental Design Debugging in a Logic Synthesis Environment Inrementl Design Deugging in Logi Synthesis Environment Andres Veneris Jing Brndon Liu University of Toronto Freesle Semiondutors Dept ECE nd CS High Performne Tools Group Toronto, ON M5S 3G4 Austin, TX

More information

Topic 2: Lexing and Flexing

Topic 2: Lexing and Flexing Topic 2: Lexing nd Flexing COS 320 Compiling Techniques Princeton University Spring 2016 Lennrt Beringer 1 2 The Compiler Lexicl Anlysis Gol: rek strem of ASCII chrcters (source/input) into sequence of

More information

XML Data Streams. XML Stream Processing. XML Stream Processing. Yanlei Diao. University of Massachusetts Amherst

XML Data Streams. XML Stream Processing. XML Stream Processing. Yanlei Diao. University of Massachusetts Amherst XML Stream Proessing Yanlei Diao University of Massahusetts Amherst XML Data Streams XML is the wire format for data exhanged online. Purhase orders http://www.oasis-open.org/ommittees/t_home.php?wg_abbrev=ubl

More information

String comparison by transposition networks

String comparison by transposition networks String omprison y trnsposition networks Alexnder Tiskin (Joint work with Peter Krushe) Deprtment of Computer Siene University of Wrwik http://www.ds.wrwik..uk/~tiskin (inludes n extended version of this

More information

Efficient Answering of Set Containment Queries for Skewed Item Distributions

Efficient Answering of Set Containment Queries for Skewed Item Distributions Eiient Answering o Set Continment Queries or Skewed Item Distributions Mnolis Terrovitis IMIS, RC Athen Greee mter@imis.theninnovtion.gr Timos Sellis NTU Athens nd IMIS, RC Athen Greee timos@imis.theninnovtion.gr

More information

COMPUTATION AND VISUALIZATION OF REACHABLE DISTRIBUTION NETWORK SUBSTATION VOLTAGE

COMPUTATION AND VISUALIZATION OF REACHABLE DISTRIBUTION NETWORK SUBSTATION VOLTAGE 24 th Interntionl Conferene on Eletriity Distriution Glsgow, 12-15 June 2017 Pper 0615 COMPUTATION AND VISUALIZATION OF REACHABLE DISTRIBUTION NETWORK SUBSTATION VOLTAGE Mihel SANKUR Dniel ARNOLD Lun SCHECTOR

More information

Math 227 Problem Set V Solutions. f ds =

Math 227 Problem Set V Solutions. f ds = Mth 7 Problem Set V Solutions If is urve with prmetriztion r(t), t b, then we define the line integrl f ds b f ( r(t) ) dr dt (t) dt. Evlute the line integrl f(x,y,z)ds for () f(x,y,z) xosz, the urve with

More information

Fault tree conversion to binary decision diagrams

Fault tree conversion to binary decision diagrams Loughorough University Institutionl Repository Fult tree onversion to inry deision digrms This item ws sumitted to Loughorough University's Institutionl Repository y the/n uthor. Cittion: ANDREWS, J.D.

More information

Evaluating Regular Expression Matching Engines on Network and General Purpose Processors

Evaluating Regular Expression Matching Engines on Network and General Purpose Processors Evluting Regulr Expression Mthing Engines on Network n Generl Purpose Proessors Mihel Behi Wshington University Computer Siene n Engineering St. Louis, MO 63130-4899 mehi@se.wustl.eu Chrlie Wisemn Wshington

More information

10.2 Graph Terminology and Special Types of Graphs

10.2 Graph Terminology and Special Types of Graphs 10.2 Grph Terminology n Speil Types of Grphs Definition 1. Two verties u n v in n unirete grph G re lle jent (or neighors) in G iff u n v re enpoints of n ege e of G. Suh n ege e is lle inient with the

More information

CS 321 Programming Languages and Compilers. Bottom Up Parsing

CS 321 Programming Languages and Compilers. Bottom Up Parsing CS 321 Progrmming nguges nd Compilers Bottom Up Prsing Bottom-up Prsing: Shift-reduce prsing Grmmr H: fi ; fi b Input: ;;b hs prse tree ; ; b 2 Dt for Shift-reduce Prser Input string: sequence of tokens

More information

Efficient Subscription Management in Content-based Networks

Efficient Subscription Management in Content-based Networks Effiient Susription Mngement in Content-sed Networks Rphël Chnd, Psl A. Feler Institut EURECOM 06904 Sophi Antipolis, Frne {hnd feler}@eureom.fr Astrt Content-sed pulish/susrie systems offer onvenient

More information

Minimal Memory Abstractions

Minimal Memory Abstractions Miniml Memory Astrtions (As implemented for BioWre Corp ) Nthn Sturtevnt University of Alert GAMES Group Ferury, 7 Tlk Overview Prt I: Building Astrtions Minimizing memory requirements Performnes mesures

More information

Reducing a DFA to a Minimal DFA

Reducing a DFA to a Minimal DFA Lexicl Anlysis - Prt 4 Reducing DFA to Miniml DFA Input: DFA IN Assume DFA IN never gets stuck (dd ded stte if necessry) Output: DFA MIN An equivlent DFA with the minimum numer of sttes. Hrry H. Porter,

More information

Final Exam Review F 06 M 236 Be sure to look over all of your tests, as well as over the activities you did in the activity book

Final Exam Review F 06 M 236 Be sure to look over all of your tests, as well as over the activities you did in the activity book inl xm Review 06 M 236 e sure to loo over ll of your tests, s well s over the tivities you did in the tivity oo 1 1. ind the mesures of the numered ngles nd justify your wor. Line j is prllel to line.

More information

V = set of vertices (vertex / node) E = set of edges (v, w) (v, w in V)

V = set of vertices (vertex / node) E = set of edges (v, w) (v, w in V) Definitions G = (V, E) V = set of verties (vertex / noe) E = set of eges (v, w) (v, w in V) (v, w) orere => irete grph (igrph) (v, w) non-orere => unirete grph igrph: w is jent to v if there is n ege from

More information

McAfee Network Security Platform

McAfee Network Security Platform NS3x00 Quik Strt Guide Revision B MAfee Network Seurity Pltform This quik strt guide explins how to quikly set up nd tivte your MAfee Network Seurity Pltform NS3100 nd NS3200 Sensors in inline mode. These

More information

Introduction to Compilers and Language Design Copyright (C) 2017 Douglas Thain. All rights reserved.

Introduction to Compilers and Language Design Copyright (C) 2017 Douglas Thain. All rights reserved. Introdution to Compilers nd Lnguge Design Copyright (C) 2017 Dougls Thin. All rights reserved. Anyone is free to downlod nd print the PDF edition of this ook for personl use. Commeril distriution, printing,

More information

12 <= rm <digit> 2 <= rm <no> 2 <= rm <no> <digit> <= rm <no> <= rm <number>

12 <= rm <digit> 2 <= rm <no> 2 <= rm <no> <digit> <= rm <no> <= rm <number> DDD16 Compilers nd Interpreters DDB44 Compiler Construction R Prsing Prt 1 R prsing concept Using prser genertor Prse ree Genertion Wht is R-prsing? eft-to-right scnning R Rigthmost derivtion in reverse

More information

Class Overview. Database Design. Database Design Process. Database Design. Introduction to Data Management CSE 414

Class Overview. Database Design. Database Design Process. Database Design. Introduction to Data Management CSE 414 Introution to Dt Mngement CSE 44 Unit 6: Coneptul Design E/R Digrms Integrity Constrints BCNF Introution to Dt Mngement CSE 44 E/R Digrms ( letures) CSE 44 Autumn 08 Clss Overview Dtse Design Unit : Intro

More information

The Network Layer: Routing in the Internet. The Network Layer: Routing & Addressing Outline

The Network Layer: Routing in the Internet. The Network Layer: Routing & Addressing Outline CPSC 852 Internetworking The Network Lyer: Routing in the Internet Mihele Weigle Deprtment of Computer Siene Clemson University mweigle@s.lemson.edu http://www.s.lemson.edu/~mweigle/ourses/ps852 1 The

More information

COMP108 Algorithmic Foundations

COMP108 Algorithmic Foundations Grph Theory Prudene Wong http://www.s.liv..uk/~pwong/tehing/omp108/201617 How to Mesure 4L? 3L 5L 3L ontiner & 5L ontiner (without mrk) infinite supply of wter You n pour wter from one ontiner to nother

More information

Algorithms, Mechanisms and Procedures for the Computer-aided Project Generation System

Algorithms, Mechanisms and Procedures for the Computer-aided Project Generation System Algorithms, Mehanisms and Proedures for the Computer-aided Projet Generation System Anton O. Butko 1*, Aleksandr P. Briukhovetskii 2, Dmitry E. Grigoriev 2# and Konstantin S. Kalashnikov 3 1 Department

More information

CSc 453 Compilers and Systems Software. 6 : Top-Down Parsing I

CSc 453 Compilers and Systems Software. 6 : Top-Down Parsing I C 45 Compilers n ystems oftwre 6 : op-down Prsing I Christin Collberg Deprtment of Computer iene University of rizon ollberg@gmil.om Copyright 2009 Christin Collberg eptember 14, 2009 1 Overview 2 Compiler

More information

Lexical Analysis. Amitabha Sanyal. (www.cse.iitb.ac.in/ as) Department of Computer Science and Engineering, Indian Institute of Technology, Bombay

Lexical Analysis. Amitabha Sanyal. (www.cse.iitb.ac.in/ as) Department of Computer Science and Engineering, Indian Institute of Technology, Bombay Lexicl Anlysis Amith Snyl (www.cse.iit.c.in/ s) Deprtment of Computer Science nd Engineering, Indin Institute of Technology, Bomy Septemer 27 College of Engineering, Pune Lexicl Anlysis: 2/6 Recp The input

More information

Regular Expression Matching with Multi-Strings and Intervals. Philip Bille Mikkel Thorup

Regular Expression Matching with Multi-Strings and Intervals. Philip Bille Mikkel Thorup Regulr Expression Mtching with Multi-Strings nd Intervls Philip Bille Mikkel Thorup Outline Definition Applictions Previous work Two new problems: Multi-strings nd chrcter clss intervls Algorithms Thompson

More information

UNIT 11. Query Optimization

UNIT 11. Query Optimization UNIT Query Optimiztion Contents Introduction to Query Optimiztion 2 The Optimiztion Process: An Overview 3 Optimiztion in System R 4 Optimiztion in INGRES 5 Implementing the Join Opertors Wei-Png Yng,

More information

1. Be able to do System Level Designs by: 2. Become proficient in a hardware-description language (HDL)

1. Be able to do System Level Designs by: 2. Become proficient in a hardware-description language (HDL) Ojetives CENG53 Digitl Sstem Design Digitl Mhine Design Overview 1. Be le to do Sstem Level Designs : Mstering design issues in ottom-up fshion nd Designing sstems for speifi pplitions in top-down methodolog

More information

4.3 Balanced Trees. let us assume that we can manipulate them conveniently and see how they can be put together to form trees.

4.3 Balanced Trees. let us assume that we can manipulate them conveniently and see how they can be put together to form trees. 428 T FOU 4.3 Blned Trees T BT GOIT IN T VIOU setion work well for wide vriety of pplitions, ut they hve poor worst-se performne. s we hve noted, files lredy in order, files in reverse order, files with

More information

Gray Codes for Reflectable Languages

Gray Codes for Reflectable Languages Gray Codes for Refletable Languages Yue Li Joe Sawada Marh 8, 2008 Abstrat We lassify a type of language alled a refletable language. We then develop a generi algorithm that an be used to list all strings

More information

EVALUATING AND ANALYSING DYNAMIC PLAYLIST GENERATION HEURISTICS USING RADIO LOGS AND FUZZY SET THEORY

EVALUATING AND ANALYSING DYNAMIC PLAYLIST GENERATION HEURISTICS USING RADIO LOGS AND FUZZY SET THEORY 10th Interntionl Soiety for Musi Informtion Retrievl Conferene (ISMIR 09) EVALATING AND ANALYSING DYNAMIC PLAYLIST GENERATION HERISTICS SING RADIO LOGS AND FZZY SET THEORY Kls Bosteels Ghent niversity,

More information

Tight triangulations: a link between combinatorics and topology

Tight triangulations: a link between combinatorics and topology Tight tringultions: link between ombintoris nd topology Jonthn Spreer Melbourne, August 15, 2016 Topologil mnifolds (Geometri) Topology is study of mnifolds (surfes) up to ontinuous deformtion Complited

More information

Midterm I Solutions CS164, Spring 2006

Midterm I Solutions CS164, Spring 2006 Midterm I Solutions CS164, Spring 2006 Februry 23, 2006 Plese red ll instructions (including these) crefully. Write your nme, login, SID, nd circle the section time. There re 8 pges in this exm nd 4 questions,

More information

Table-driven look-ahead lexical analysis

Table-driven look-ahead lexical analysis Tle-riven look-he lexil nlysis WUU YANG Computer n Informtion Siene Deprtment Ntionl Chio-Tung University, HsinChu, Tiwn, R.O.C. Astrt. Moern progrmming lnguges use regulr expressions to efine vli tokens.

More information

Architecture and Data Flows Reference Guide

Architecture and Data Flows Reference Guide Arhiteture nd Dt Flows Referene Guide BlkBerry UEM Version 12.7 Pulished: 2017-07-12 SWD-20170627140413745 Contents Aout this guide... 5 Arhiteture: BlkBerry UEM solution... 6 BlkBerry UEM omponents...

More information