CnC-HC. a programming model for CPU-GPU hybrid parallelism. Alina Sbîrlea, Zoran Budimlic, Vivek Sarkar Rice University
|
|
- Aileen Jefferson
- 5 years ago
- Views:
Transcription
1 CnC-HC a programming model for CPU-GPU hybrid parallelism Alina Sbîrlea, Zoran Budimlic, Vivek Sarkar Rice University
2 Acknowledgements CnC-CUDA: Declarative Programming for GPUs, Max Grossman, Alina Simion-Sbirlea, Zoran Budimlic, Vivek Sarkar, LCPC Scheduling Macro-Dataflow Programs on Task-Parallel Runtime Systems, Sagnak Tasirlar - Masters Thesis. Habanero C (HC) project and team members: Zoran Budimlic, Vincent Cave, Sanjay Chatterjee, Deepak Majeti, Vivek Sarkar, Yonghong Yan. +Programming+Language NSF Expeditions: Center for Domain-Specific Computing (CDSC) --- UCLA, Rice, OSU, UCSB The material in this talk is part of Alina Sbirlea s MS thesis research at Rice University
3 Motivation The Concurrent Collection programming model provides ease of use to the programmer Habanero-C (HC) implements an execution model for multicore processors FPGA GPU CPU CUDA provides maximum GPU resource utilization CnC-HC: a first step in providing a simple programming model for heterogeneous hardware
4 The CnC model Coordination language Dynamic light-weight task based Single assignment Deterministic Race free Well suited for heterogeneous parallelism
5 CnC flavors CnC Flavors Intel CnC Rice CnC - HJ Rice CnC - HC Language C++ Java C Single Assignment Enforced - Gets before Puts - Data Dependent Gets - Tag FuncCons - - Auto- generated step stubs Auto- generated Gets - - GPU extensions - Focus of my work
6 Extending the specifications Tag = tuple of variables; e.g.: t = (i, j, k) Tag functions =map from step tag to input/output item tags A tuple element can be: Arithmetic expression supported ops:+,-,*,/ Future work: user defined functions Range: { Expr1.. Expr2 } Step dependencies the step tag is a tuple of variables. input tags are defined relative to the step tag variables and constants. output tags are defined relative to the step tag variables, constants and inputs.
7 Extending the specifications Tag declarations < int [dim] tag1 > ; Item declarations [ double ** C1 ]; [ struct my_data * C2]; Step prescriptions < tag1 > :: ( s1step ); Step dependencies [ C1 : 0 ], [ C2 : j, i+j, i*j+1 ] -> ( s1step : i,j) -> < tag : i, { i+1.. C1[0] } >, [ C2 : j, i+j, i*j+2] ;
8 Concrete example Cholesky Factorization //Item collections [ int numtiles ]; [ int tilesize ]; [ double** Lkji ]; //Tag collections < int [1] singletontag > ; < int [1] controls1tag > ; < int [2] controls2tag >; < int [3] controls3tag >; //Step prescriptions < singletontag > :: ( kcomputestep ) ; < controls1tag > :: ( kjcomputestep ), ( s1computestep ) ; < controls2tag > :: ( kjicomputestep ), ( s2computestep ) ; < controls3tag > :: ( s3computestep ) ;
9 Concrete example Cholesky Factorization //Step dependencies [ numtiles : 0 ] ->( kcomputestep : k)-><controls1tag:{0.. numtiles[0] } > ; [ numtiles : 0 ] ->( kjcomputestep : k)-> <controls2tag: k, { k+1.. numtiles[0] } > ; ( kjicomputestep : k, j) -> < controls3tag : k, j, { k+1.. j+1 } > ; [ tilesize : 0 ], [ Lkji : k, k, k ] -> ( s1computestep : k ) -> [ Lkji : k, k, k+1 ] ; [ tilesize : 0 ], [ Lkji : j, k, k ], [ Lkji : k, k, k+1 ] -> ( s2computestep : k, j ) -> [ Lkji : j, k, k+1 ] ; [ tilesize : 0 ], [ Lkji : j, i, k ], [ Lkji : j, k, k+1 ], [ Lkji : i, k, k+1 ] -> ( s3computestep : k, j, i) -> [ Lkji : j, i, k+1 ] ; //Data taken from environment and written back to it env -> [ Lkji ], [ tilesize ], [ numtiles ], < singletontag > ; [ Lkji ] -> env;
10 CnC-HC Build Model!! *!+ &&' # (%!" #$ % )!
11 CnC-HC: Runtimes Motivation: Data dependencies (Gets) needs extra synchronization beyond HC constructs: async and finish Data Driven Steps start to execute when they are prescribed If a Get fails, step is killed Step is restarted by the step doing a Put on the data that Get failed on. Data Driven Await Steps do not start to execute until all data is available Dependencies are filled in when step is prescribed Once all dependencies are satisfied, step executes => Gets are ensured to succeed.
12 CnC-HC: DataDriven Runtime 0 1,. )) ))!/23 ' - 4 " % +!"#$%&'()(*+,&'-.+/ 01'+(2.3'! 4"$.56'#'+,$'3(7.3' "#$! %&& ' ($&() $ *$!$ +$()*,)- &./ &./ 0$*)&& # &$&( 1$($!)
13 $ & CnC-HC: DataDrivenAwait Runtime )6 6/ $ " " ' 7 7 +,. &!"#$%&'()(*+,&'-.+/ 01'+(2.3'! 4"$.56'#'+,$'3(7.3' "#$%#%% &#'()#%!** *%% %% +%!#%!,#-#.//0,1230-1# *0.1 # / 01 /01 "%*#*)*/ *%%%*/%% $%%#%! &%3%!# - 0 ## ##!145
14 Cholesky auto-gen.code (no user code) void prescribestep(char* stepname, char* steptag, Context* context){ // Create step if(!strncmp(stepname, "s1computestep\0", 13)){ step->stepid = Step_s1ComputeStep; s1computestep_dependencies(step->tag, (Context*)step->context, step); int status = checkdependencies(step); if(status == CNC_SUCCESS) dispatchstep(step); return;}. } void s1computestep_dependencies(char * tag, Context * context, Step* step){ int k = gettag(tag, 0); double** Lkji0;!"#$%&'()(*+,&'-.+/ char* taglkji0 = createtag(3, k, k, k); 01'+(2.3' adddependency((void**) & (Lkji0), taglkji0, context->lkji, step); 4"$.56'#'+,$'3(7.3' int* tilesizetemp1; char* tagtilesize1 = createtag(1, 0); adddependency((void**) & (tilesizetemp1), tagtilesize1, context->tilesize, step);} void dispatchstep(step* step){ switch(step->stepid){ case Step_s1ComputeStep: async IN(step){ s1computestep_gets(step->tag, (Context*)step->context, step); }; break; }}
15 Cholesky auto-gen.code (with user code) void* s1computestep_gets(char * tag, Context * context, Step* step){ int k = gettag(tag, 0); double** Lkji0; char* taglkji0 = createtag(3, k, k, k); CNC_GET((void**) & (Lkji0), taglkji0, context->lkji, step); int* tilesizetemp1; int tilesize1; char* tagtilesize1 = createtag(1, 0); CNC_GET((void**) & (tilesizetemp1), tagtilesize1, context->tilesize, step); tilesize1 = tilesizetemp1[0]; s1computestep( k, Lkji0, tilesize1, context ); return 0;} void s1computestep( int k, double** Lkji0, int tilesize1, Context* context){ double ** lblock; //user adds memory allocation and computation char* taglkji2 = createtag(3, k, k, k+1); Put(lBlock, taglkji2, context->lkji);} void kjicomputestep( int k, int j, Context* context){ int _index0_2; for(_index0_2 = k+1; _index0_2 < j+1; _index0_2++){ char* tagcontrols3tag0 = createtag(3, k, j, _index0_2); prescribestep("s3computestep", tagcontrols3tag0, context); }}!"#$%&'()(*+,&'-.+/ 01'+(2.3' 4"$.56'#'+,$'3(7.3'
16 CUDA Data parallel programming architecture from NVIDIA Execute programmer-defined kernels on extremely parallel GPUs CUDA program flow: 1. Push data on device 2. Launch kernel 3. Execute kernel and memory accesses in parallel 4. Pull data off device Device threads are launched in batches Blocks of Threads, Grid of Blocks Explicit device memory management Global, shared, constant, texture cudamalloc, cudamemcpy, cudafree, etc. Figure source: Y. Yan et. al JCUDA: a Programmer Friendly Interface for Accelerating Java Programs with CUDA. Euro-Par 2009.
17 CnC-CUDA extension to Intel CnC <tag> [in_item] (cpu_step) [out_item] {gpu_step} {gpu_step} {gpu_step} {gpu_step} {gpu_step}
18 CnC-HC CUDA Build Model " # $,! ) $ -$. )# & *!( "$% &'#( ) +$
19 Places in Habanero C PL0 Legend PL1 PL2 PL3 PL4 PL5 PL6 W0 W1 W2 W3 PL7 W4 PL8 W5 PL PL PL PL Physical memory Cache GPU memory Reconfigurable FPGA Implicit data movement Explicit data movement Wx CPU compute worker Wx Device agent worker Slide credit: Habanero C team
20 CnC-CUDA-HC: DataDrivenAwait "0 "" +- 3 " "2 "1 2 -* 1 "# 0.$ $ 4!! $ "/ / ' '( '((( $+ '(( $ -!"# $%$&'() $ *%* $+&'(() $+,&'((() $$+**,$,
21 Crypt auto-gen.code void prescribestep(char* stepname, char* steptag, Context* context){ // Create step if(!strncmp(stepname, "gpu_encrypt\0", 11)){ step->stepid = Step_gpu_encrypt; gpu_encrypt_dependencies(step->tag, (Context*)step->context, step); int status = checkdependencies(step); if(status == CNC_SUCCESS) dispatchstep(step); return;} } void gpu_encrypt_dependencies(char * tag, Context * context, Step* step){ adddependency( ); } void dispatchstep(step* step){ switch(step->stepid){ }} case Step_gpu_encrypt: async(gpu_pl) IN(step) { gpu_encrypt_gets(step->tag, (Context*)step->context, step); }; break;
22 Crypt auto-gen.&editable code void* gpu_encrypt_gets(char * tag, Context * context, Step* step){ } CNC_GET( ) gpu_encryptlaunch( ) Put( ) void gpu_encryptlaunch( ){.. cudamalloc... cudamemcpy. //host to device gpu_encryptkernelcaller<<<blocks_per_grid, threads_per_block>>>(.) cudathreadsynchronize();.. cudamemcpy. //device to host }.. cudafree. global void gpu_encryptkernelcaller( ){ int tid = blockdim.x*blockidx.x+threadidx.x; if(tid < ) { gpu_encryptkernel( ); } } device void gpu_encryptkernel( ) {. }
23 Experimental setup Compare CPU performance CnC-HJ (NonBlocking, DataDriven policies)vs CnC- HC (Work-first and Help-first) CnC-HJ-NB, CnC-HJ-DD, CnC-HC-WF, CnC-HC-HF Timing computation only Analyze hybrid execution Benchmarks: CPU Benchmarks: Cholesky Factorization: Java (HJ), C (HC) steps Black Scholes: Java (HJ), C (HC) steps Heart Wall Tracking: C (HJ, HC) steps GPU Benchmarks: Crypt C and CUDA steps
24 CPU experiments Intel(R) Xeon(R) 2.40GHz, 16 cores Time (s) for 2,4,8,16 cores
25 CPU & GPU experiments Measuring time(s) for 0%-100% steps executed on GPU NVIDIA Quadro FX threads 32 CUDA cores 512 MB memory Intel(R) Xeon(R) E cores NVIDIA Tesla C threads 240 CUDA cores 4 GB memory AMD Phenom(tm) 9850 Quad-Core Processor Time (s) Time (s) % on GPU % on GPU
26 Conclusion & on-going work Conclusion Language extensions within the CnC model allows a hybrid execution model Using the GPU s computational power can provide significant performance improvement while allowing the user to focus on program development On-going and future work Extend graph specification to support user defined tag functions. e.g. [ in: f(i), g(j) ] Auto-generate more CPU-GPU linkage code Test on more benchmarks
COMP 322: Fundamentals of Parallel Programming. Flynn s Taxonomy for Parallel Computers
COMP 322: Fundamentals of Parallel Programming Lecture 37: General-Purpose GPU (GPGPU) Computing Max Grossman, Vivek Sarkar Department of Computer Science, Rice University max.grossman@rice.edu, vsarkar@rice.edu
More informationDynamic Task Parallelism with a GPU Work-Stealing Runtime System
Dynamic Task Parallelism with a GPU Work-Stealing Runtime System Sanjay Chatterjee, Max Grossman, Alina Sbîrlea, and Vivek Sarkar Department of Computer Science Rice University Background As parallel programming
More informationDATA-DRIVEN TASKS THEIR IMPLEMENTATION AND SAĞNAK TAŞIRLAR, VIVEK SARKAR DEPARTMENT OF COMPUTER SCIENCE. RICE UNIVERSITY
1 DATA-DRIVEN TASKS AND THEIR IMPLEMENTATION SAĞNAK TAŞIRLAR, VIVEK SARKAR DEPARTMENT OF COMPUTER SCIENCE. RICE UNIVERSITY Fork/Join graphs constraint -ism 2 Fork/Join models restrict task graphs to be
More informationSCHEDULING MACRO-DATAFLOW PROGRAMS TASK-PARALLEL RUNTIME SYSTEMS SAĞNAK TAŞIRLAR
1 SCHEDULING MACRO-DATAFLOW PROGRAMS ON TASK-PARALLEL RUNTIME SYSTEMS SAĞNAK TAŞIRLAR Thesis 2 Our thesis is that advances in task parallel runtime systems can enable a macro-dataflow programming model,
More informationProgramming Models and Runtimes for Heterogeneous Systems
RICE UNIVERSITY Programming Models and Runtimes for Heterogeneous Systems by Max Grossman A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree Master of Science Approved, Thesis
More informationCOMP 322: Fundamentals of Parallel Programming Module 3: Locality and Distribution
c 2016 by Vivek Sarkar April 18, 2016 DRAFT VERSION PLEASE DO NOT DISTRIBUTE Contents 1 Task Affinity with Places 2 1.1 Hardware Memory Hierarchies................................... 2 1.2 HJ s place construct.........................................
More informationCUDA C Programming Mark Harris NVIDIA Corporation
CUDA C Programming Mark Harris NVIDIA Corporation Agenda Tesla GPU Computing CUDA Fermi What is GPU Computing? Introduction to Tesla CUDA Architecture Programming & Memory Models Programming Environment
More informationECE 574 Cluster Computing Lecture 17
ECE 574 Cluster Computing Lecture 17 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 28 March 2019 HW#8 (CUDA) posted. Project topics due. Announcements 1 CUDA installing On Linux
More informationGPU & High Performance Computing (by NVIDIA) CUDA. Compute Unified Device Architecture Florian Schornbaum
GPU & High Performance Computing (by NVIDIA) CUDA Compute Unified Device Architecture 29.02.2008 Florian Schornbaum GPU Computing Performance In the last few years the GPU has evolved into an absolute
More informationPortable Parallel Programming for Multicore Computing
Portable Parallel Programming for Multicore Computing? Vivek Sarkar Rice University vsarkar@rice.edu FPU ISU ISU FPU IDU FXU FXU IDU IFU BXU U U IFU BXU L2 L2 L2 L3 D Acknowledgments Rice Habanero Multicore
More informationECE 574 Cluster Computing Lecture 15
ECE 574 Cluster Computing Lecture 15 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 30 March 2017 HW#7 (MPI) posted. Project topics due. Update on the PAPI paper Announcements
More informationOffloading Java to Graphics Processors
Offloading Java to Graphics Processors Peter Calvert (prc33@cam.ac.uk) University of Cambridge, Computer Laboratory Abstract Massively-parallel graphics processors have the potential to offer high performance
More informationCUDA Architecture & Programming Model
CUDA Architecture & Programming Model Course on Multi-core Architectures & Programming Oliver Taubmann May 9, 2012 Outline Introduction Architecture Generation Fermi A Brief Look Back At Tesla What s New
More informationIntroduction to Concurrent Collections (CnC)
Introduction to Concurrent Collections (CnC) Introduction - Motivation Why should chemists/physicists care about parallelism? Can they take benefit of parallelism without having knowledge of parallelism?
More informationAn Introduction to GPGPU Pro g ra m m ing - CUDA Arc hitec ture
An Introduction to GPGPU Pro g ra m m ing - CUDA Arc hitec ture Rafia Inam Mälardalen Real-Time Research Centre Mälardalen University, Västerås, Sweden http://www.mrtc.mdh.se rafia.inam@mdh.se CONTENTS
More informationHigh Performance Linear Algebra on Data Parallel Co-Processors I
926535897932384626433832795028841971693993754918980183 592653589793238462643383279502884197169399375491898018 415926535897932384626433832795028841971693993754918980 592653589793238462643383279502884197169399375491898018
More informationConcurrent Collections
Concurrent Collections Zoran Budimlić 1 Michael Burke 1 Vincent Cavé 1 Kathleen Knobe 2 Geoff Lowney 2 Ryan Newton 2 Jens Palsberg 3 David Peixotto 1 Vivek Sarkar 1 Frank Schlimbach 2 Sağnak Taşırlar 1
More informationScientific discovery, analysis and prediction made possible through high performance computing.
Scientific discovery, analysis and prediction made possible through high performance computing. An Introduction to GPGPU Programming Bob Torgerson Arctic Region Supercomputing Center November 21 st, 2013
More informationOpenCL. Matt Sellitto Dana Schaa Northeastern University NUCAR
OpenCL Matt Sellitto Dana Schaa Northeastern University NUCAR OpenCL Architecture Parallel computing for heterogenous devices CPUs, GPUs, other processors (Cell, DSPs, etc) Portable accelerated code Defined
More informationParalization on GPU using CUDA An Introduction
Paralization on GPU using CUDA An Introduction Ehsan Nedaaee Oskoee 1 1 Department of Physics IASBS IPM Grid and HPC workshop IV, 2011 Outline 1 Introduction to GPU 2 Introduction to CUDA Graphics Processing
More informationPerformance Diagnosis for Hybrid CPU/GPU Environments
Performance Diagnosis for Hybrid CPU/GPU Environments Michael M. Smith and Karen L. Karavanic Computer Science Department Portland State University Performance Diagnosis for Hybrid CPU/GPU Environments
More informationMartin Dubois, ing. Contents
Martin Dubois, ing Contents Without OpenNet vs With OpenNet Technical information Possible applications Artificial Intelligence Deep Packet Inspection Image and Video processing Network equipment development
More informationGPU Programming. Alan Gray, James Perry EPCC The University of Edinburgh
GPU Programming EPCC The University of Edinburgh Contents NVIDIA CUDA C Proprietary interface to NVIDIA architecture CUDA Fortran Provided by PGI OpenCL Cross platform API 2 NVIDIA CUDA CUDA allows NVIDIA
More informationRICE UNIVERSITY. Scheduling Macro-DataFlow Programs on Task-Parallel Runtime Systems. by Sagnak Ta Irlar
RICE UNIVERSITY Scheduling Macro-DataFlow Programs on Task-Parallel Runtime Systems by Sagnak Ta Irlar A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE Master of Science APPROVED,
More informationMAGMA a New Generation of Linear Algebra Libraries for GPU and Multicore Architectures
MAGMA a New Generation of Linear Algebra Libraries for GPU and Multicore Architectures Stan Tomov Innovative Computing Laboratory University of Tennessee, Knoxville OLCF Seminar Series, ORNL June 16, 2010
More informationCUDA GPGPU Workshop CUDA/GPGPU Arch&Prog
CUDA GPGPU Workshop 2012 CUDA/GPGPU Arch&Prog Yip Wichita State University 7/11/2012 GPU-Hardware perspective GPU as PCI device Original PCI PCIe Inside GPU architecture GPU as PCI device Traditional PC
More informationCOMP 322: Fundamentals of Parallel Programming
COMP 322: Fundamentals of Parallel Programming Lecture 38: General-Purpose GPU (GPGPU) Computing Guest Lecturer: Max Grossman Instructors: Vivek Sarkar, Mack Joyner Department of Computer Science, Rice
More informationIntroduction to CUDA Programming
Introduction to CUDA Programming Steve Lantz Cornell University Center for Advanced Computing October 30, 2013 Based on materials developed by CAC and TACC Outline Motivation for GPUs and CUDA Overview
More informationThe Concurrent Collections Programming Model
The Concurrent Collections Programming Model Michael G. Burke Rice University Houston, Texas Kathleen Knobe Intel Corporation Hudson, Massachusetts Ryan Newton Intel Corporation Hudson, Massachusetts Vivek
More informationGPU Programming Using CUDA
GPU Programming Using CUDA Michael J. Schnieders Depts. of Biomedical Engineering & Biochemistry The University of Iowa & Gregory G. Howes Department of Physics and Astronomy The University of Iowa Iowa
More informationIntroduction to CUDA C
NVIDIA GPU Technology Introduction to CUDA C Samuel Gateau Seoul December 16, 2010 Who should you thank for this talk? Jason Sanders Senior Software Engineer, NVIDIA Co-author of CUDA by Example What is
More informationTesla Architecture, CUDA and Optimization Strategies
Tesla Architecture, CUDA and Optimization Strategies Lan Shi, Li Yi & Liyuan Zhang Hauptseminar: Multicore Architectures and Programming Page 1 Outline Tesla Architecture & CUDA CUDA Programming Optimization
More informationStatic Data Race Detection for SPMD Programs via an Extended Polyhedral Representation
via an Extended Polyhedral Representation Habanero Extreme Scale Software Research Group Department of Computer Science Rice University 6th International Workshop on Polyhedral Compilation Techniques (IMPACT
More informationTechnische Universität München. GPU Programming. Rüdiger Westermann Chair for Computer Graphics & Visualization. Faculty of Informatics
GPU Programming Rüdiger Westermann Chair for Computer Graphics & Visualization Faculty of Informatics Overview Programming interfaces and support libraries The CUDA programming abstraction An in-depth
More informationThis is a draft chapter from an upcoming CUDA textbook by David Kirk from NVIDIA and Prof. Wen-mei Hwu from UIUC.
David Kirk/NVIDIA and Wen-mei Hwu, 2006-2008 This is a draft chapter from an upcoming CUDA textbook by David Kirk from NVIDIA and Prof. Wen-mei Hwu from UIUC. Please send any comment to dkirk@nvidia.com
More informationA Case for Cooperative Scheduling in X10's Managed Runtime
A Case for Cooperative Scheduling in X10's Managed Runtime X10 Workshop 2014 June 12, 2014 Shams Imam, Vivek Sarkar Rice University Task-Parallel Model Worker Threads Please ignore the DP on the cartoons
More informationHeterogeneous Habanero-C (H2C): A Portable Programming Model for Heterogeneous Processors
Heterogeneous Habanero-C (H2C): A Portable Programming Model for Heterogeneous Processors Deepak Majeti Advisor: Vivek Sarkar Rice University 1. INTRODUCTION 1.1 Motivation With the end of Dennard scaling
More informationX10 specific Optimization of CPU GPU Data transfer with Pinned Memory Management
X10 specific Optimization of CPU GPU Data transfer with Pinned Memory Management Hideyuki Shamoto, Tatsuhiro Chiba, Mikio Takeuchi Tokyo Institute of Technology IBM Research Tokyo Programming for large
More informationSpeed Up Your Codes Using GPU
Speed Up Your Codes Using GPU Wu Di and Yeo Khoon Seng (Department of Mechanical Engineering) The use of Graphics Processing Units (GPU) for rendering is well known, but their power for general parallel
More informationCUDA (Compute Unified Device Architecture)
CUDA (Compute Unified Device Architecture) Mike Bailey History of GPU Performance vs. CPU Performance GFLOPS Source: NVIDIA G80 = GeForce 8800 GTX G71 = GeForce 7900 GTX G70 = GeForce 7800 GTX NV40 = GeForce
More informationCSC266 Introduction to Parallel Computing using GPUs Introduction to CUDA
CSC266 Introduction to Parallel Computing using GPUs Introduction to CUDA Sreepathi Pai October 18, 2017 URCS Outline Background Memory Code Execution Model Outline Background Memory Code Execution Model
More informationGViM: GPU-accelerated Virtual Machines
GViM: GPU-accelerated Virtual Machines Vishakha Gupta, Ada Gavrilovska, Karsten Schwan, Harshvardhan Kharche @ Georgia Tech Niraj Tolia, Vanish Talwar, Partha Ranganathan @ HP Labs Trends in Processor
More informationHigh-Performance Computing Using GPUs
High-Performance Computing Using GPUs Luca Caucci caucci@email.arizona.edu Center for Gamma-Ray Imaging November 7, 2012 Outline Slide 1 of 27 Why GPUs? What is CUDA? The CUDA programming model Anatomy
More informationCUDA Programming. Week 1. Basic Programming Concepts Materials are copied from the reference list
CUDA Programming Week 1. Basic Programming Concepts Materials are copied from the reference list G80/G92 Device SP: Streaming Processor (Thread Processors) SM: Streaming Multiprocessor 128 SP grouped into
More informationIntroduction to CUDA
Introduction to CUDA Overview HW computational power Graphics API vs. CUDA CUDA glossary Memory model, HW implementation, execution Performance guidelines CUDA compiler C/C++ Language extensions Limitations
More informationOpenACC Course. Office Hour #2 Q&A
OpenACC Course Office Hour #2 Q&A Q1: How many threads does each GPU core have? A: GPU cores execute arithmetic instructions. Each core can execute one single precision floating point instruction per cycle
More informationCUDA Basics. July 6, 2016
Mitglied der Helmholtz-Gemeinschaft CUDA Basics July 6, 2016 CUDA Kernels Parallel portion of application: execute as a kernel Entire GPU executes kernel, many threads CUDA threads: Lightweight Fast switching
More informationACCELERATING THE PRODUCTION OF SYNTHETIC SEISMOGRAMS BY A MULTICORE PROCESSOR CLUSTER WITH MULTIPLE GPUS
ACCELERATING THE PRODUCTION OF SYNTHETIC SEISMOGRAMS BY A MULTICORE PROCESSOR CLUSTER WITH MULTIPLE GPUS Ferdinando Alessi Annalisa Massini Roberto Basili INGV Introduction The simulation of wave propagation
More informationIntroduction to CUDA C
Introduction to CUDA C What will you learn today? Start from Hello, World! Write and launch CUDA C kernels Manage GPU memory Run parallel kernels in CUDA C Parallel communication and synchronization Race
More informationIntroduction to CELL B.E. and GPU Programming. Agenda
Introduction to CELL B.E. and GPU Programming Department of Electrical & Computer Engineering Rutgers University Agenda Background CELL B.E. Architecture Overview CELL B.E. Programming Environment GPU
More informationAccelerating image registration on GPUs
Accelerating image registration on GPUs Harald Köstler, Sunil Ramgopal Tatavarty SIAM Conference on Imaging Science (IS10) 13.4.2010 Contents Motivation: Image registration with FAIR GPU Programming Combining
More informationMaster Informatics Eng.
Advanced Architectures Master Informatics Eng. 2018/19 A.J.Proença Data Parallelism 3 (GPU/CUDA, Neural Nets,...) (most slides are borrowed) AJProença, Advanced Architectures, MiEI, UMinho, 2018/19 1 The
More informationCartoon parallel architectures; CPUs and GPUs
Cartoon parallel architectures; CPUs and GPUs CSE 6230, Fall 2014 Th Sep 11! Thanks to Jee Choi (a senior PhD student) for a big assist 1 2 3 4 5 6 7 8 9 10 11 12 13 14 ~ socket 14 ~ core 14 ~ HWMT+SIMD
More informationCUDA C/C++ BASICS. NVIDIA Corporation
CUDA C/C++ BASICS NVIDIA Corporation What is CUDA? CUDA Architecture Expose GPU parallelism for general-purpose computing Retain performance CUDA C/C++ Based on industry-standard C/C++ Small set of extensions
More informationJCudaMP: OpenMP/Java on CUDA
JCudaMP: OpenMP/Java on CUDA Georg Dotzler, Ronald Veldema, Michael Klemm Programming Systems Group Martensstraße 3 91058 Erlangen Motivation Write once, run anywhere - Java Slogan created by Sun Microsystems
More informationMulti-Threaded UPC Runtime for GPU to GPU communication over InfiniBand
Multi-Threaded UPC Runtime for GPU to GPU communication over InfiniBand Miao Luo, Hao Wang, & D. K. Panda Network- Based Compu2ng Laboratory Department of Computer Science and Engineering The Ohio State
More informationEfficient CPU GPU data transfers CUDA 6.0 Unified Virtual Memory
Institute of Computational Science Efficient CPU GPU data transfers CUDA 6.0 Unified Virtual Memory Juraj Kardoš (University of Lugano) July 9, 2014 Juraj Kardoš Efficient GPU data transfers July 9, 2014
More informationDon t reinvent the wheel. BLAS LAPACK Intel Math Kernel Library
Libraries Don t reinvent the wheel. Specialized math libraries are likely faster. BLAS: Basic Linear Algebra Subprograms LAPACK: Linear Algebra Package (uses BLAS) http://www.netlib.org/lapack/ to download
More informationCS516 Programming Languages and Compilers II
CS516 Programming Languages and Compilers II Zheng Zhang Spring 2015 Jan 22 Overview and GPU Programming I Rutgers University CS516 Course Information Staff Instructor: zheng zhang (eddy.zhengzhang@cs.rutgers.edu)
More informationCUDA PROGRAMMING MODEL. Carlo Nardone Sr. Solution Architect, NVIDIA EMEA
CUDA PROGRAMMING MODEL Carlo Nardone Sr. Solution Architect, NVIDIA EMEA CUDA: COMMON UNIFIED DEVICE ARCHITECTURE Parallel computing architecture and programming model GPU Computing Application Includes
More informationAccelerating Leukocyte Tracking Using CUDA: A Case Study in Leveraging Manycore Coprocessors
Accelerating Leukocyte Tracking Using CUDA: A Case Study in Leveraging Manycore Coprocessors Michael Boyer, David Tarjan, Scott T. Acton, and Kevin Skadron University of Virginia IPDPS 2009 Outline Leukocyte
More informationGPU Acceleration of the Longwave Rapid Radiative Transfer Model in WRF using CUDA Fortran. G. Ruetsch, M. Fatica, E. Phillips, N.
GPU Acceleration of the Longwave Rapid Radiative Transfer Model in WRF using CUDA Fortran G. Ruetsch, M. Fatica, E. Phillips, N. Juffa Outline WRF and RRTM Previous Work CUDA Fortran Features RRTM in CUDA
More informationAvoiding Pitfalls when Using NVIDIA GPUs for Real-Time Tasks in Autonomous Systems
Avoiding Pitfalls when Using NVIDIA GPUs for Real-Time Tasks in Autonomous Systems Ming Yang,, Tanya Amert, Joshua Bakita, James H. Anderson, F. Donelson Smith All image sources and references are provided
More informationParallel Programming and Debugging with CUDA C. Geoff Gerfin Sr. System Software Engineer
Parallel Programming and Debugging with CUDA C Geoff Gerfin Sr. System Software Engineer CUDA - NVIDIA s Architecture for GPU Computing Broad Adoption Over 250M installed CUDA-enabled GPUs GPU Computing
More informationIntroduction to Multicore Programming
Introduction to Multicore Programming Minsoo Ryu Department of Computer Science and Engineering 2 1 Multithreaded Programming 2 Synchronization 3 Automatic Parallelization and OpenMP 4 GPGPU 5 Q& A 2 Multithreaded
More informationA Pluggable Framework for Composable HPC Scheduling Libraries
A Pluggable Framework for Composable HPC Scheduling Libraries Max Grossman 1, Vivek Kumar 2, Nick Vrvilo 1, Zoran Budimlic 1, Vivek Sarkar 1 1 Habanero Extreme Scale So=ware Research Group, Rice University
More informationRe-architecting Virtualization in Heterogeneous Multicore Systems
Re-architecting Virtualization in Heterogeneous Multicore Systems Himanshu Raj, Sanjay Kumar, Vishakha Gupta, Gregory Diamos, Nawaf Alamoosa, Ada Gavrilovska, Karsten Schwan, Sudhakar Yalamanchili College
More informationLecture 3: Introduction to CUDA
CSCI-GA.3033-004 Graphics Processing Units (GPUs): Architecture and Programming Lecture 3: Introduction to CUDA Some slides here are adopted from: NVIDIA teaching kit Mohamed Zahran (aka Z) mzahran@cs.nyu.edu
More informationDistributed Dense Linear Algebra on Heterogeneous Architectures. George Bosilca
Distributed Dense Linear Algebra on Heterogeneous Architectures George Bosilca bosilca@eecs.utk.edu Centraro, Italy June 2010 Factors that Necessitate to Redesign of Our Software» Steepness of the ascent
More informationLeveraging Matrix Block Structure In Sparse Matrix-Vector Multiplication. Steve Rennich Nvidia Developer Technology - Compute
Leveraging Matrix Block Structure In Sparse Matrix-Vector Multiplication Steve Rennich Nvidia Developer Technology - Compute Block Sparse Matrix Vector Multiplication Sparse Matrix-Vector Multiplication
More informationGPU Computing: Development and Analysis. Part 1. Anton Wijs Muhammad Osama. Marieke Huisman Sebastiaan Joosten
GPU Computing: Development and Analysis Part 1 Anton Wijs Muhammad Osama Marieke Huisman Sebastiaan Joosten NLeSC GPU Course Rob van Nieuwpoort & Ben van Werkhoven Who are we? Anton Wijs Assistant professor,
More informationGPU Programming. Lecture 2: CUDA C Basics. Miaoqing Huang University of Arkansas 1 / 34
1 / 34 GPU Programming Lecture 2: CUDA C Basics Miaoqing Huang University of Arkansas 2 / 34 Outline Evolvements of NVIDIA GPU CUDA Basic Detailed Steps Device Memories and Data Transfer Kernel Functions
More informationDataflow Programming on GPUs
Dataflow Programming on GPUs Maximilian Senftleben University of Kaiserslautern, Embedded Systems Group m senftl@cs.uni-kl.de 1 Introduction The ongoing paradigm shift towards parallel programming and
More informationLLVM-based Communication Optimizations for PGAS Programs
LLVM-based Communication Optimizations for PGAS Programs nd Workshop on the LLVM Compiler Infrastructure in HPC @ SC15 Akihiro Hayashi (Rice University) Jisheng Zhao (Rice University) Michael Ferguson
More informationHPC with Multicore and GPUs
HPC with Multicore and GPUs Stan Tomov Electrical Engineering and Computer Science Department University of Tennessee, Knoxville COSC 594 Lecture Notes March 22, 2017 1/20 Outline Introduction - Hardware
More informationCUDA GPGPU Workshop 2012
CUDA GPGPU Workshop 2012 Parallel Programming: C thread, Open MP, and Open MPI Presenter: Nasrin Sultana Wichita State University 07/10/2012 Parallel Programming: Open MP, MPI, Open MPI & CUDA Outline
More informationAn Extension of the StarSs Programming Model for Platforms with Multiple GPUs
An Extension of the StarSs Programming Model for Platforms with Multiple GPUs Eduard Ayguadé 2 Rosa M. Badia 2 Francisco Igual 1 Jesús Labarta 2 Rafael Mayo 1 Enrique S. Quintana-Ortí 1 1 Departamento
More informationVector Addition on the Device: main()
Vector Addition on the Device: main() #define N 512 int main(void) { int *a, *b, *c; // host copies of a, b, c int *d_a, *d_b, *d_c; // device copies of a, b, c int size = N * sizeof(int); // Alloc space
More informationIntroduction to Numerical General Purpose GPU Computing with NVIDIA CUDA. Part 1: Hardware design and programming model
Introduction to Numerical General Purpose GPU Computing with NVIDIA CUDA Part 1: Hardware design and programming model Dirk Ribbrock Faculty of Mathematics, TU dortmund 2016 Table of Contents Why parallel
More informationGPU Programming with Ateji PX June 8 th Ateji All rights reserved.
GPU Programming with Ateji PX June 8 th 2010 Ateji All rights reserved. Goals Write once, run everywhere, even on a GPU Target heterogeneous architectures from Java GPU accelerators OpenCL standard Get
More informationParticle-in-Cell Simulations on Modern Computing Platforms. Viktor K. Decyk and Tajendra V. Singh UCLA
Particle-in-Cell Simulations on Modern Computing Platforms Viktor K. Decyk and Tajendra V. Singh UCLA Outline of Presentation Abstraction of future computer hardware PIC on GPUs OpenCL and Cuda Fortran
More informationAn Introduction to OpenAcc
An Introduction to OpenAcc ECS 158 Final Project Robert Gonzales Matthew Martin Nile Mittow Ryan Rasmuss Spring 2016 1 Introduction: What is OpenAcc? OpenAcc stands for Open Accelerators. Developed by
More informationCommunication Library to Overlap Computation and Communication for OpenCL Application
Communication Library to Overlap Computation and Communication for OpenCL Application Toshiya Komoda, Shinobu Miwa, Hiroshi Nakamura Univ.Tokyo What is today s talk about? Heterogeneous Computing System
More informationAn Introduction to GPU Computing and CUDA Architecture
An Introduction to GPU Computing and CUDA Architecture Sarah Tariq, NVIDIA Corporation GPU Computing GPU: Graphics Processing Unit Traditionally used for real-time rendering High computational density
More informationINTRODUCTION TO OPENACC. Analyzing and Parallelizing with OpenACC, Feb 22, 2017
INTRODUCTION TO OPENACC Analyzing and Parallelizing with OpenACC, Feb 22, 2017 Objective: Enable you to to accelerate your applications with OpenACC. 2 Today s Objectives Understand what OpenACC is and
More informationCUDA Parallel Programming Model. Scalable Parallel Programming with CUDA
CUDA Parallel Programming Model Scalable Parallel Programming with CUDA Some Design Goals Scale to 100s of cores, 1000s of parallel threads Let programmers focus on parallel algorithms not mechanics of
More informationNVIDIA Think about Computing as Heterogeneous One Leo Liao, 1/29/2106, NTU
NVIDIA Think about Computing as Heterogeneous One Leo Liao, 1/29/2106, NTU GPGPU opens the door for co-design HPC, moreover middleware-support embedded system designs to harness the power of GPUaccelerated
More informationHigh Performance Computing with Accelerators
High Performance Computing with Accelerators Volodymyr Kindratenko Innovative Systems Laboratory @ NCSA Institute for Advanced Computing Applications and Technologies (IACAT) National Center for Supercomputing
More informationSupport Tools for Porting Legacy Applications to Multicore. Natsuki Kawai, Yuri Ardila, Takashi Nakamura, Yosuke Tamura
Support Tools for Porting Legacy Applications to Multicore Natsuki Kawai, Yuri Ardila, Takashi Nakamura, Yosuke Tamura Agenda Introduction PEMAP: Performance Estimator for MAny core Processors The overview
More informationIntroduction to Parallel Computing with CUDA. Oswald Haan
Introduction to Parallel Computing with CUDA Oswald Haan ohaan@gwdg.de Schedule Introduction to Parallel Computing with CUDA Using CUDA CUDA Application Examples Using Multiple GPUs CUDA Application Libraries
More informationCUDA Parallel Programming Model Michael Garland
CUDA Parallel Programming Model Michael Garland NVIDIA Research Some Design Goals Scale to 100s of cores, 1000s of parallel threads Let programmers focus on parallel algorithms not mechanics of a parallel
More informationPERFORMANCE ANALYSIS AND DEBUGGING FOR VOLTA. Felix Schmitt 11 th Parallel Tools Workshop September 11-12, 2017
PERFORMANCE ANALYSIS AND DEBUGGING FOR VOLTA Felix Schmitt 11 th Parallel Tools Workshop September 11-12, 2017 INTRODUCING TESLA V100 Volta Architecture Improved NVLink & HBM2 Volta MPS Improved SIMT Model
More informationAccelerating Financial Applications on the GPU
Accelerating Financial Applications on the GPU Scott Grauer-Gray Robert Searles William Killian John Cavazos Department of Computer and Information Science University of Delaware Sixth Workshop on General
More informationUniversity of Bielefeld
Geistes-, Natur-, Sozial- und Technikwissenschaften gemeinsam unter einem Dach Introduction to GPU Programming using CUDA Olaf Kaczmarek University of Bielefeld STRONGnet Summerschool 2011 ZIF Bielefeld
More informationAutomatic Intra-Application Load Balancing for Heterogeneous Systems
Automatic Intra-Application Load Balancing for Heterogeneous Systems Michael Boyer, Shuai Che, and Kevin Skadron Department of Computer Science University of Virginia Jayanth Gummaraju and Nuwan Jayasena
More informationHigh-Performance Data Loading and Augmentation for Deep Neural Network Training
High-Performance Data Loading and Augmentation for Deep Neural Network Training Trevor Gale tgale@ece.neu.edu Steven Eliuk steven.eliuk@gmail.com Cameron Upright c.upright@samsung.com Roadmap 1. The General-Purpose
More informationCOMP 322 / ELEC 323: Fundamentals of Parallel Programming
COMP 322 / ELEC 323: Fundamentals of Parallel Programming Lecture 18: Abstract vs. Real Performance an under the hood look at HJlib Instructors: Vivek Sarkar, Mack Joyner Department of Computer Science,
More informationRed Fox: An Execution Environment for Relational Query Processing on GPUs
Red Fox: An Execution Environment for Relational Query Processing on GPUs Haicheng Wu 1, Gregory Diamos 2, Tim Sheard 3, Molham Aref 4, Sean Baxter 2, Michael Garland 2, Sudhakar Yalamanchili 1 1. Georgia
More informationLecture 9. Outline. CUDA : a General-Purpose Parallel Computing Architecture. CUDA Device and Threads CUDA. CUDA Architecture CUDA (I)
Lecture 9 CUDA CUDA (I) Compute Unified Device Architecture 1 2 Outline CUDA Architecture CUDA Architecture CUDA programming model CUDA-C 3 4 CUDA : a General-Purpose Parallel Computing Architecture CUDA
More informationCS377P Programming for Performance GPU Programming - I
CS377P Programming for Performance GPU Programming - I Sreepathi Pai UTCS November 9, 2015 Outline 1 Introduction to CUDA 2 Basic Performance 3 Memory Performance Outline 1 Introduction to CUDA 2 Basic
More information