An Introduction to TTEthernet
|
|
- Oswald Barton
- 6 years ago
- Views:
Transcription
1 An Introduction to thernet TU Vienna, Apr/26, 2013 Guest Lecture in Deterministic Networking (DetNet) Wilfried Steiner, Corporate Scientist Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 1
2 What They Have in Common Boeing 787 NASA Orion Reliable Networks from TTTech Audi A8 Airbus A380 Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 2
3 Future Markets for Real-Time Fault-Tolerant Communication Requirements on a communication infrastructure for future markets Real-time requirements Fault tolerance requirements Low cost Low power Low weight Low size Consumer acceptance A system failure potentially leads to Loss of life Loss of economic assets Loss of research results Loss of power Loss of quality of service (QoS) Any bad thing we can think of Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 3
4 Closed and Open World Communication Closed World Communication Performance guarantees: real-time, dependability, safety Standards: ARINC 664, ARINC 429, TTP, MOST, FlexRay, CAN, LIN, Applications: Flight control, powertrain, chassis, passive and active safety,.. Validation & verification: Certification, formal analysis,... Open World Communication No performance guarantees: best efforts Standards: Ethernet, TCP/IP, UDP, FTP, Telnet, SSH,... Applications: Multi-media, audio, video, phones, PDAs, internet, web, Validation & verification: No certification, test, simulation,... High cost Low cost We see a market requirement to use the same physical network for data flows from both worlds. Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 4
5 Mixed-Criticality Systems Windows PC Windows PC Open Networks How to share system resources and partition critical and non-critical distributed functions? Linux Server Standard IEEE802.3 Ethernet LAN Network thernet F2 F4 F1 F2 F3 F4 F1 F2 F4 Time and space partitioned OS F1 F2 F3 F4 Time and space partitioned OS Time and space partitioned OS Time and space partitioned OS Safety-, Time- or Mission-Critical System Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 5
6 Traffic Classes thernet provides several traffic classes in parallel: time-triggered, rate-constrained, and best-effort Time-Triggered: dispatch messages according a predefined communication schedule Rate-Constrained: enforce minimum duration between two frames of the same stream Best-Effort: standard Ethernet communication paradigm no temporal guarantees are given Layer 3-7 Application Time-Triggered Extension Ethernet IEEE thernet 40 msec 40 msec 40 msec TT1 TT2 RC RC BE TT1 BE RC TT2 BE TT1 RC BE RC TT2 TT1 BE BE RC RC 30 msec 30 msec 30 msec 30 msec TT1 TIME Longest Communication Cycle in this Example: LCM(30,40) = 120msec Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 6
7 thernet, a Communication Infrastructure Highlight: Flexible Integration and COTS Backward Compatible ETH FX CAN FX CAN FX CAN FX CAN <1 Mbit/sec FX < 10 Mbit/sec FX 1 Gbit/sec TTP TTP TTP TTP 100 Mbit/sec Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 7
8 The Motivation for Ethernet Ethernet hardware is low cost. Ethernet is a well-established open-world standard and very scaleable. The OSI reference model gives a well-structured classification of concepts that can be built on top of Ethernet. Existing tools can be leveraged as cost-efficient diagnosis tools. As all messages in thernet are standard Ethernet compliant, existing tools can be leveraged for time-triggered messages as well. Standard web servers can be leveraged for maintenance and configuration. Engineers learn about Ethernet at school. Ethernet compatibility enables the usage of technology that is established, tested, and verified. Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 8
9 Outline Prerequisites for Safe and Deterministic Communication Asynchronous vs. Synchronous Communication Clock Synchronization and Fault-Tolerant Clock Synchronization Formal Verification Activities Utilization of Safe and Deterministic Communication Time-Triggered Communication Constraints in Multi-Hop Networks Integrated communication for mixed-criticality systems Combined Time-Triggered / Rate-Constrained / Best-Effort Communication Tooling Overview Summary Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 9
10 Outline Prerequisites for Safe and Deterministic Communication Asynchronous vs. Synchronous Communication Clock Synchronization and Fault-Tolerant Clock Synchronization Formal Verification Activities Utilization of Safe and Deterministic Communication Time-Triggered Communication Constraints in Multi-Hop Networks Integrated communication for mixed-criticality systems Combined Time-Triggered / Rate-Constrained / Best-Effort Communication Tooling Overview Summary Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 10
11 Ethernet = Asynchronous Communication NIC NIC NIC SWITCH X SWITCH X NIC NIC NIC X NIC NIC Asynchronous Communication Transmission Points in Time are not predictable Transmission Latency and Jitter accumulate Number of Hops has a significant impact Usually solved by High Wire-Speeds & Low Utilization and/or Priorities Problem of ``Indeterminism remains SWITCH NIC NIC NIC Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 11
12 Adding Clock Synchronization to Ethernet Eth Time Master IN 1 Eth Enabler for Synchronous Operation: Synchronized Global Time Communication Schedule Eth Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 12
13 Quality of Clock Synchronization: Precision In an ensemble of clocks, the precision is defined as the maximum distance between any two synchronized nonfaulty clocks at any point in real time. Late Clock Perfect Clock Early Clock Page 13
14 Time-Triggered Operation Time-Division Multiple-Access Communication Composable network Complexity reduction and faster integration Fault tolerant communication system Node A send receive receive t 1 t 2 t 3 Node B receive send receive t 1 t 2 t 3 Node C receive receive send t 1 Slot t 2 t 3 time Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 14
15 Synchronous Communication (TT) NIC NIC NIC SWITCH SWITCH NIC NIC NIC X NIC NIC Synchronous Communication SWITCH NIC X Exactly one order of messages M i (in contrast to PERM(M i ) in async. comm) NIC NIC Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 15
16 Example: 1,000 Frames (Industrial-Sized) 2 1 Dataflow Links are enumerated on the x-axis X Time-Triggered Only Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 16
17 Single-Master Synchronization Eth IN 1 IN 1 IN 1 IN 1 IN 1 IN 1 IN 1 IN 1 Time Master Eth constant and/or dynamic IN Eth Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 17
18 Transparent Clock and Permanence dispatch SM 1 SM 2 SM 3 ES send 5 dispatch SC 1 SM 4 ES 106 Switch 201 Switch 202 send send receive 5 send receive SC 2 CM 1 SM 5 SM 6 Switch 203 receive max_transmission_delay (=120) permanence_delay ( = 110) Switch 203 permanence max_transmission_delay (=120) permanence_delay ( = 40) Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 18
19 Synchronization Services Clock Synchronization Service Clock Synchronization Service is executed during normal operation mode to keep the local clocks synchronized to each other. Startup/Restart Service is executed to reach an initial synchronization of the local clocks in the system. Integration/Reintegration Service is used for components to join an already synchronized system. Clique Detection Services are used to detect loss of synchronization and establishment of disjoint sets of synchronized components. Computer Time Fast Clock Perfect Clock Message Exchange Message Exchange Slow Clock Startup/Restart Service R.int R.int Real Time Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 19
20 Single-Master Clock Synchronization Eth Time Master IN 1 Eth Enabler for Synchronous Comm.: Synchronized Global Time Communication Schedule Eth Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 20
21 Fault-Tolerant Clock Synchronization Time Master IN 1 IN 1 Eth IN 1 IN 1 Time Master Time Master IN 1 IN 1 Eth 1588 Fault-tolerant synchronization services are needed for establishing a safe global time base Eth 1588 Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 21
22 Step 1: ALL Synchronization Master Dispatch IN Frames at the SAME Scheduled Point in Time Compression Master IN 1 Synchronization Master 1 IN 5 Synchronization Master 5 IN 2 IN 3 IN 4 Synchronization Master 2 Synchronization Master 3 Synchronization Master 4 Precision Dispatch SM1 SM2 SM5 Permanence SM1 SM2 SM5 SM4 SM3 SM4 SM3 Acceptance Window (of SM 2/5)... CM CM t_0 t_1, t_2 t_4, t_5 Reference Point Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 22
23 Step 2: Compression Master Dispatch Compressed IN Frame back to Synchronization Masters/Clients Compression Master IN C Synchronization Master 1 Synchronization Master 5 Synchronization Master 2 Synchronization Master 3 Synchronization Master 4 Precision Dispatch SM1 SM2 SM5 Permanence SM1 SM2 SM5 SM4 SM3 SM4 SM3 Acceptance Window (of SM 2/5)... CM CM t_0 t_1, t_2 t_4, t_5 Reference Point Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 23
24 thernet Clock Synchronization i Algorithm Specification Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 24
25 thernet Clock Synchronization ii Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 25
26 Other Synchronization Safety Mechanisms Controlled and autonomous late integration Synchronous operation will be reached when a sufficient number of ECUs is powered-up. Remaining ECUs may power up at arbitrary times and will join synchronous operation. Controlled and autonomous re-integration ECUs that drop out of the synchronous operation will autonomously reintegrate after recovery. Controlled and autonomous system-wide reset In the extremely unlikely event that the synchronous time-base is lost, the system is configurable to automatically execute a controlled system-wide restart. Synchronization robustness against EMI Synchronization is configurable to continue operation without receiving synchronization messages for a parameterized number of re-synchronization intervals. Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 26
27 Formal Verification Activities thernet Executable Formal Specification Using symbolic and bounded model checkers sal-smc and sal-bmc Focus on Interoperation of Synchronization Services (Startup, Restart, Clique Detection, Clique Resolution, abstract Clock Synchronization) Verification of Lower-Level Synchronization Functions Permanence Function (sal-inf-bmc + k-induction) Compression Function (sal-inf-bmc + k-induction) Formal Verification of Clock Synchronization Algorithm First time by means of Model Checking (sal-inf-bmc + k-induction) Re-use of the Formal Models to prove: Layered clock-rate correction algorithm (sal-inf-bmc + k-induction) Layered clock-diagnosis algorithm (sal-inf-bmc + k-induction) Verification and minor corrections of the Sparse Timebase Concept Distributed computations without explicit coordination (PVS) Work has mostly been done in the context of the Marie Curie CoMMiCS project FP7 (FP7/ ) project no CoMMiCS Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 27
28 References B. Dutertre, A. Easwaran, B. Hall, W. Steiner, Model-based analysis of Timed-Triggered Ethernet, Proceedings of the 31st IEEE/AIAA Digital Avionics Systems Conference (DASC 2012), IEEE 2012, Recipient of Best in Session and Best in Track awards W. Steiner, G. Bauer, B. Hall and M. Paulitsch, Time-Triggered Ethernet: thernet, In Time-Triggered Communication, R. Obermaisser, editor, CRC Press, 2011 W. Steiner and J. Rushby, TTA and PALS: Formally Verified Design Patterns for Distributed Cyber- Physical Systems, Proceedings of the 30th IEEE/AIAA Digital Avionics Systems Conference (DASC 2011), IEEE 2011, Recipient of Best in Session and Best in Track awards W. Steiner and B. Dutertre, Layered Diagnosis and Clock-Rate Correction for the thernet Clock Synchronization Protocol, Proceedings of the 17th IEEE Pacific Rim International Symposium on Dependable Computing (PRDC 2011), IEEE Computer Society, 2011 W. Steiner and B. Dutertre, Automated Formal Verification of the thernet Synchronization Quality, Proceedings of the 3rd NASA Formal Methods Symposium (NFM 2011), Springer Lecture Notes in Computer Science, 2011 W. Steiner and B. Dutertre, SMT-Based Formal Verification of a thernet Synchronization Function, Proceedings of the 15th International Workshop on Formal Methods for Industrial Critical Systems (FMICS 2010), Lecture Notes in Computer Science 6371 Springer, 2010, pp Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 28
29 Outline Prerequisites for Safe and Deterministic Communication Asynchronous vs. Synchronous Communication Clock Synchronization and Fault-Tolerant Clock Synchronization Formal Verification Activities Utilization of Safe and Deterministic Communication Time-Triggered Communication Constraints in Multi-Hop Networks Integrated communication for mixed-criticality systems Combined Time-Triggered / Rate-Constrained / Best-Effort Communication Tooling Overview Summary Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 29
30 Example: 1,000 Frames (Industrial-Sized) 2 1 Dataflow Links are enumerated on the x-axis X Time-Triggered Only Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 30
31 End-To-End (E2E) TT Dataflow offset_de offset_ad offset_ef D F A G B C E H Physical Topology Dataflow Path Virtual Link TT frames can be scheduled on each communication link. The communication schedule needs to satisfy constraints as discussed in the following. Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 31
32 Contention-Free Constraints i Definition A sender or relaying instance will dispatch a new frame only after the previous frame has been processed. In a pure time-triggered network, the term processed refers to the transmission of the previous frame. In a mixed time-triggered / event-triggered network, the term processed can be relaxed as the previous time-triggered frame may get delayed by an event-triggered frame in transition. Cluster Cycle no overlaps Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 32
33 End-to-End Constraints Definition The end-to-end transmission constraints are derived from the application and assumed to be provided by the user. They describe the worst-case maximum and optionally also worst-case minimum allowed latency for a frame x. In general we assume that the bounds specified will be the same for all receivers of the frame x. Cluster Cycle Cluster Cycle bound Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 33
34 Path-Dependent Constraints Definition Within the dataflow path of a frame x the dispatch points in time of two adjacent edges will be well-timed. This means that the dispatch point in time of a succeeding edge will be scheduled only after it was received from the preceding edge. offset_ad A e.g., slot = 5 D F G offset_de B C E H Physical Topology Dataflow Path Virtual Link offset_ef Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 34
35 Bounded-Memory Constraints Definition The restrictions of switch memory generates another implementationimposed set of constraints. The memory size required to prevent buffer overflows in the switch can also be expressed in terms of time. e.g., slot = 5 e.g., slot < 8 Cluster Cycle Cluster Cycle bound Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 35
36 Simultaneous Relay Constraints Definition Though, not conceptually a requirement, there may me an implementation-derived requirement in the switches to dispatch a frame x on all ports simultaneously. Cluster Cycle Cluster Cycle ~ same points in time Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 36
37 Application-Level Constraints i Definition Application-level dependency constraints describe requirements that span multiple frames x_i. E.g. x_1 has to be dispatched 17.3 ms before x_2. That s the main complexity driver! Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 37
38 Application-Level Constraints ii Physical Part Physical Process Sensor Control Actuator Cyber Part CPU NIC 1 Switch 2 CPU NIC 3 4 Switch CPU NIC 5 Switch 6 4 shall be sent x ms after 3 is received Capture Sensor Value Calculate Control Value Task Schedule Operate Actuator Interrupts can be generated by a synchronized time reaching scheduled points in time. NIC Switch 1 Switch Switch Switch NIC 2 3 a b c d e f g h i Frame Schedule Scheduled Events on the Timeline In several safety-relevant and safety-critical systems, synchronized time is a fundamental building block. Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 38
39 Example: 100 Frames Highlighted Constraints: path-dependent, simultaneously dispatch, application-level Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 39
40 Emerging Benefits of using TT Consistent Distributed Computing Base Unification of Interfaces Temporal Firewalls Composability Independent Development of ECUs Stability of Prior Services Constructive Integration Replica Determinism Scalability Transparent Implementation of Fault Tolerance Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 40
41 Emerging Benefits of using TT Consistent Distributed Computing Base Unification of Interfaces Temporal Firewalls Composability Independent Development of ECUs Stability of Prior Services Constructive Integration Replica Determinism Scalability Transparent Implementation of Fault Tolerance Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 41
42 Outline Prerequisites for Safe and Deterministic Communication Asynchronous vs. Synchronous Communication Clock Synchronization and Fault-Tolerant Clock Synchronization Formal Verification Activities Utilization of Safe and Deterministic Communication Time-Triggered Communication Constraints in Multi-Hop Networks Integrated communication for mixed-criticality systems Combined Time-Triggered / Rate-Constrained / Best-Effort Communication Tooling Overview Summary Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 42
43 Mixed-Criticality Systems Windows PC Windows PC Open Networks How to share system resources and partition critical and non-critical distributed functions? Linux Server Standard IEEE802.3 Ethernet LAN Network thernet F2 F4 F1 F2 F3 F4 F1 F2 F4 Time and space partitioned OS F1 F2 F3 F4 Time and space partitioned OS Time and space partitioned OS Time and space partitioned OS Safety-, Time- or Mission-Critical System Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 43
44 thernet for Mixed-Criticality Systems Enables robust partitioning of all computing and networking resources in one system Fault-tolerant distributed clock Hard real time communication (µs jitter, fixed latency) host critical controls, video, audio, LAN, Layer 3-7 In parallel, two types of Ethernet communications: Synchronous (TDMA-style) Communication: TT Application Time-Triggered Extension Asynchronous (event-triggered style): RC + BE Ethernet IEEE thernet 40 msec 40 msec 40 msec TT1 TT2 RC RC BE TT1 BE RC TT2 BE TT1 RC BE RC TT2 TT1 BE BE RC RC 30 msec 30 msec 30 msec 30 msec TT1 TIME Longest Communication Cycle in this Example: LCM(30,40) = 120msec Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 44
45 thernet Dataflow: Rate-Constrained Traffic Rate-Constrained Traffic (RC) Switch/Router Receiver Sender min. duration min. duration min. duration Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 45
46 Mixed Traffic on Ethernet RC Accumulated Jitter 00: :01 1 4a 3a 2a 1a thernet Switch Time Triggered 00:11 00:02 Rate Constrained 4b 3b 2b 1b Best Effort Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 46
47 Mixed Traffic on an Ethernet RC Accumulated Jitter 00:10 TT is dispatched according synchronized time 00:01 4a thernet Switch Time Triggered 00:11 00:02 Rate Constrained 3a 3b TT is forwarded according synchronized time 2 1a TT has lowest latency and lowest jitter 1b 1 4b 2b Best Effort 2a RC frame delivery is guaranteed, but potentially has high latency and jitter RC potentially queue-up in switch memory Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 47
48 Mixed Traffic on an Ethernet BE Buffer Overflow thernet Switch Time Triggered Rate Constrained Best Effort Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 48
49 Mixed Traffic on an Ethernet BE Buffer Overflow thernet Switch Time Triggered Rate-constrained frame delivery (standard Ethernet traffic) is guaranteed! Rate Constrained Best Effort Best-effort frame delivery (standard Ethernet traffic) is NOT guaranteed! Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 49
50 Integrated Dataflow Example TT BE TT BE TT BE t 3ms cycle 3ms cycle 3ms cycle Sender 1 Switch/Router Dataflow Integration - Time-Triggered (TT) - Rate-Constrained (RC) - Standard Ethernet (BE) Receiver Sender 2 TT TT RC BE TT TT BE BE TT RC TT TT BE t TT BE BE TT RC TT BE 3ms cycle 3ms cycle 3ms cycle 2ms cycle 2ms cycle 2ms cycle t 2ms cycle 2ms cycle 2ms cycle 2ms cycle 6ms Cluster Cycle thernet Switches are non-preemptive store-and-forward switches using priorities Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 50
51 Integration Options When two (or more) messages compete for relay to the same outgoing port, the switch has to serialize these messages. Typically, a priority mechanism will be used. Priority is easy, when there is a clear winner in terms of priority. If there are messages of same priority the messages will be serviced according FIFO. What happens if there is a low-priority message (L) in relay, when a high-priority message (H) becomes ready for relay? Implemented in early (academic) versions of TT-Ethernet Contention: Preemption: Timely Block: Shuffling: Implemented in current versions of thernet Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 51 L L H H H H L L real-time
52 Example: 1,000 Frames (Industrial-Sized) 2 1 Dataflow Links are enumerated on the x-axis RC/BE frames are also integrated during TT phases. RC TT X RC TT RC TT RC TT Time-Triggered Only Time-Triggered + Event-Triggered Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 52
53 Example: 1,000 Frames (Industrial-Sized) 2 1 Dataflow Links are enumerated on the x-axis RC/BE frames are also integrated during TT phases. RC TT X RC TT RC TT RC TT Time-Triggered Only Time-Triggered + Event-Triggered Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 53
54 Tools Requirements Data Flow Overview Plan Network Config. (Schedule) Generation (currently -Demo Scheduler) Build Network Configuration Plug-in Device Config. Generation Build Basic Image Generation System Specification XML Network Configuration XML Device Device Configuration XML XML Image Image High-level communication reqs. Senders, receivers, virtual links, sync domains, fault-tolerance requirements, etc. This stores the schedule (TT, RC, ET configs). Who sends what at what time (TT) at what rate (RC) on what route? This is a truthful, human readable XML representation of the binary tables in the switches and end systems. This is the binary image for a switch or end system, ready for download. Images for multiple devices in the system may be collected in a download database Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 54
55 Outline Prerequisites for Safe and Deterministic Communication Asynchronous vs. Synchronous Communication Clock Synchronization and Fault-Tolerant Clock Synchronization Formal Verification Activities Utilization of Safe and Deterministic Communication Time-Triggered Communication Constraints in Multi-Hop Networks Integrated communication for mixed-criticality systems Combined Time-Triggered / Rate-Constrained / Best-Effort Communication Tooling Overview Summary Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 55
56 Summary and Conclusion Cyber-physical systems become more and more complex with an increasing demand on resources. Determinism is a key concept to manage complexity and to ensure system safety. The integration of applications with mixed-criticality requirements, so that they share resources, allows cost-effective architectures for realtime and safety-critical systems. Ethernet is a good basis for an integrated communication infrastructure. Enabling Ethernet with time-triggered services (thernet) generates a deterministic communication infrastructure for mixedcriticality systems that allows synchronous and asynchronous communication. The synchronized global time protects highly critical dataflows from less critical or uncritical ones. Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 56
57 Books on Time-Triggered Technology Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 57
58 E n s u r i n g R e l i a b l e N e t w o r k s w w w. t t t e c h. c o m Wilfried Steiner, Senior Research Engineer wilfried.steiner@tttech.com Copyright TTTech Computertechnik AG. All rights reserved. 5/18/2013 / Page 58
Computer Networks for Space Applications
Computer Networks for Space Applications MDH, Vasteras, Nov/19, 2014 Wilfried Steiner, Corporate Scientist wilfried.steiner@tttech.com Copyright TTTech Computertechnik AG. All rights reserved. 11/25/2014
More informationDeterministic Ethernet as Reliable Communication Infrastructure for Distributed Dependable Systems
Deterministic Ethernet as Reliable Communication Infrastructure for Distributed Dependable Systems DREAM Seminar UC Berkeley, January 21 st, 2014 Wilfried Steiner, Corporate Scientist wilfried.steiner@tttech.com
More informationDistributed IMA with TTEthernet
Distributed IMA with thernet ARINC 653 Integration of thernet Georg Gaderer, Product Manager Georg.Gaderer@tttech.com October 30, 2012 Copyright TTTech Computertechnik AG. All rights reserved. Introduction
More informationDependability Entering Mainstream IT Networking Standards (IEEE 802.1)
Dependability Entering Mainstream IT Networking Standards (IEEE 802.1) 64th Meeting of the IFIP 10.4 Working Group on Dependable Computing and Fault Tolerance Visegrád, Hungary, June 27-30, 2013 Wilfried
More informationDependable Computer Systems
Dependable Computer Systems Part 6b: System Aspects Contents Synchronous vs. Asynchronous Systems Consensus Fault-tolerance by self-stabilization Examples Time-Triggered Ethernet (FT Clock Synchronization)
More informationTime-Triggered Ethernet
Time-Triggered Ethernet Chapters 42 in the Textbook Professor: HONGWEI ZHANG CSC8260 Winter 2016 Presented By: Priyank Baxi (fr0630) fr0630@wayne.edu Outline History Overview TTEthernet Traffic Classes
More informationDeveloping deterministic networking technology for railway applications using TTEthernet software-based end systems
Developing deterministic networking technology for railway applications using TTEthernet software-based end systems Project n 100021 Astrit Ademaj, TTTech Computertechnik AG Outline GENESYS requirements
More informationDeterministic Ethernet & Unified Networking
Deterministic Ethernet & Unified Networking Never bet against Ethernet Mirko Jakovljevic mirko.jakovljevic@tttech.com www.tttech.com Copyright TTTech Computertechnik AG. All rights reserved. About TTTech
More informationDeterministic Networking Lab
Lab Course (Preliminary Session) Deterministic Networking Lab M.Sc. Sina Shafaei Prof. Dr.-Ing. Habil. Alois Knoll Winter Semester 2017/2018 What They Have in Common... Audi A8 Roboy TUM Reliable Network
More informationTheory, Concepts and Applications
Theory, Concepts and Applications ETR 2015 Rennes August, the 27 th Jean-Baptiste Chaudron jean-baptiste.chaudron@tttech.com Copyright TTTech Computertechnik AG. All rights reserved. Page 1 AGENDA Introduction
More informationField buses (part 2): time triggered protocols
Field buses (part 2): time triggered protocols Nico Fritz Universität des Saarlandes Embedded Systems 2002/2003 (c) Daniel Kästner. 1 CAN and LIN LIN CAN Type Arbitration Transfer rate Serial communication
More informationDistributed Embedded Systems and realtime networks
STREAM01 / Mastère SE Distributed Embedded Systems and realtime networks Embedded network TTP Marie-Agnès Peraldi-Frati AOSTE Project UNSA- CNRS-INRIA January 2008 1 Abstract Requirements for TT Systems
More informationSystems. Roland Kammerer. 10. November Institute of Computer Engineering Vienna University of Technology. Communication Protocols for Embedded
Communication Roland Institute of Computer Engineering Vienna University of Technology 10. November 2010 Overview 1. Definition of a protocol 2. Protocol properties 3. Basic Principles 4. system communication
More information16 Time Triggered Protocol
16 Time Triggered Protocol [TTtech04] (TTP) 18-549 Distributed Embedded Systems Philip Koopman October 25, 2004 Significant material drawn from: Prof. H. Kopetz [Kopetz] TTP Specification v 1.1 [TTTech]
More informationChapter 39: Concepts of Time-Triggered Communication. Wenbo Qiao
Chapter 39: Concepts of Time-Triggered Communication Wenbo Qiao Outline Time and Event Triggered Communication Fundamental Services of a Time-Triggered Communication Protocol Clock Synchronization Periodic
More informationReal-Time Component Software. slide credits: H. Kopetz, P. Puschner
Real-Time Component Software slide credits: H. Kopetz, P. Puschner Overview OS services Task Structure Task Interaction Input/Output Error Detection 2 Operating System and Middleware Application Software
More informationFlexRay International Workshop. Protocol Overview
FlexRay International Workshop 4 th March 2003 Detroit Protocol Overview Dr. Christopher Temple - Motorola FlexRay principles Provide a communication infrastructure for future generation highspeed control
More informationAn Encapsulated Communication System for Integrated Architectures
An Encapsulated Communication System for Integrated Architectures Architectural Support for Temporal Composability Roman Obermaisser Overview Introduction Federated and Integrated Architectures DECOS Architecture
More informationEvaluation of numerical bus systems used in rocket engine test facilities
www.dlr.de Chart 1 > Numerical bus systems > V. Schmidt 8971_151277.pptx > 13.06.2013 Evaluation of numerical bus systems used in rocket engine test facilities Volker Schmidt Pavel Georgiev Harald Horn
More informationDesign and Realization of TTE Network based on EDA
Journal of Web Systems and Applications (2017) Vol. 1, Numuber 1 Clausius Scientific Press, Canada Design and Realization of TTE Network based on EDA Peili Ding1,a, Gangfeng Yan2,b, Yinan Wang3,c, Zhixiang
More informationEnhanced Ethernet Switching Technology. Time Applications. Rui Santos 17 / 04 / 2009
Enhanced Ethernet Switching Technology for Adaptive Hard Real- Time Applications Rui Santos (rsantos@ua.pt) 17 / 04 / 2009 Problem 2 Switched Ethernet became common in real-time communications Some interesting
More informationTask- and Network-level Schedule Co-Synthesis of Ethernet-based Time-triggered Systems
Task- and Network-level Schedule Co-Synthesis of Ethernet-based Time-triggered Systems 2 Licong Zhang, Dip Goswami, Reinhard Schneider, Samarjit Chakraborty 1 1 1 1 Institute for Real-Time Computer Systems,
More informationDTU IMM. MSc Thesis. Analysis and Optimization of TTEthernet-based Safety Critical Embedded Systems. Radoslav Hristov Todorov s080990
DTU IMM MSc Thesis Analysis and Optimization of TTEthernet-based Safety Critical Embedded Systems Radoslav Hristov Todorov s080990 16-08-2010 Acknowledgements The work for this master thesis project continued
More informationCORBA in the Time-Triggered Architecture
1 CORBA in the Time-Triggered Architecture H. Kopetz TU Wien July 2003 Outline 2 Hard Real-Time Computing Event and State Messages The Time Triggered Architecture The Marriage of CORBA with the TTA Conclusion
More informationA Fault Management Protocol for TTP/C
A Fault Management Protocol for TTP/C Juan R. Pimentel Teodoro Sacristan Kettering University Dept. Ingenieria y Arquitecturas Telematicas 1700 W. Third Ave. Polytechnic University of Madrid Flint, Michigan
More informationMODEL-BASED ANALYSIS OF TIMED-TRIGGERED ETHERNET
MODEL-BASED ANALYSIS OF TIMED-TRIGGERED ETHERNET Bruno Dutertre, SRI International, Menlo Park, CA Arvind Easwaran, Brendan Hall, Honeywell International, Minneapolis, MN Wilfried Steiner, TTTech Computertechnik
More informationTaking the Right Turn with Safe and Modular Solutions for the Automotive Industry
Taking the Right Turn with Safe and Modular Solutions for the Automotive Industry A Time-Triggered Middleware for Safety- Critical Automotive Applications Ayhan Mehmet, Maximilian Rosenblattl, Wilfried
More information3. Quality of Service
3. Quality of Service Usage Applications Learning & Teaching Design User Interfaces Services Content Process ing Security... Documents Synchronization Group Communi cations Systems Databases Programming
More informationAtacama: An Open Experimental Platform for Mixed-Criticality Networking on Top of Ethernet
Atacama: An Open Experimental Platform for Mixed-Criticality Networking on Top of Ethernet Gonzalo Carvajal 1,2 and Sebastian Fischmeister 1 1 University of Waterloo, ON, Canada 2 Universidad de Concepcion,
More informationARTIST-Relevant Research from Linköping
ARTIST-Relevant Research from Linköping Department of Computer and Information Science (IDA) Linköping University http://www.ida.liu.se/~eslab/ 1 Outline Communication-Intensive Real-Time Systems Timing
More informationCommunication in Avionics
Communication in Avionics 1 Outline Basic Overview Communication architectures Event Triggered Time Triggered Communication architecture examples Case Study: How Data Communication Affects Scheduling 2
More informationInvestigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models
Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 2004 by Carnegie Mellon University
More informationMODEL-BASED ANALYSIS OF TIMED-TRIGGERED ETHERNET
MODEL-BASED ANALYSIS OF TIMED-TRIGGERED ETHERNET Bruno Dutertre, SRI International, Menlo Park, CA Arvind Easwaran, Brendan Hall, Honeywell International, Minneapolis, MN Wilfried Steiner, TTTech Computertechnik
More informationTime Triggered and Event Triggered; Off-line Scheduling
Time Triggered and Event Triggered; Off-line Scheduling Real-Time Architectures -TUe Gerhard Fohler 2004 Mälardalen University, Sweden gerhard.fohler@mdh.se Real-time: TT and ET Gerhard Fohler 2004 1 Activation
More informationDiscussion of Failure Mode Assumptions for IEEE 802.1Qbt
Discussion of Failure Mode Assumptions for IEEE 802.1Qbt Wilfried Steiner, Corporate Scientist wilfried.steiner@tttech.com www.tttech.com Page 1 Clock Synchronization is a core building block of many RT
More informationA Time-Triggered Ethernet (TTE) Switch
A Time-Triggered Ethernet () Switch Klaus Steinhammer Petr Grillinger Astrit Ademaj Hermann Kopetz Vienna University of Technology Real-Time Systems Group Treitlstr. 3/182-1, A-1040 Vienna, Austria E-mail:{klaus,grilling,ademaj,hk}@vmars.tuwien.ac.at
More informationApplying CORBA to embedded time-triggered real-time systems. S. Aslam-Mir (Sam) Principal CORBA Architect Vertel USA
Applying CORBA to embedded time-triggered real-time systems S. Aslam-Mir (Sam) Principal CORBA Architect Vertel USA sam@vertel.com Synopsis! Motivation Time Triggered vs Event Triggered! Real-time CORBA
More informationSPIDER: A Fault-Tolerant Bus Architecture
Formal Methods Group NASA Langley Research Center lee.s.pike@nasa.gov May 11, 2005 Motivation Safety-critical distributed x-by-wire applications are being deployed in inhospitable environments. Failure
More informationReaching for the sky with certified and safe solutions for the aerospace market
www.tttech.com/aerospace Reaching for the sky with certified and safe solutions for the aerospace market More about our certified and safe products inside Advancing safe technologies, improving human lives
More informationFlexRay and Automotive Networking Future
FlexRay and Automotive Networking Future Chris Quigley Warwick Control Technologies Presentation Overview High Speed and High Integrity Networking Why FlexRay? CAN Problems Time Triggered Network Principles
More informationTechnology for Adaptive Hard. Rui Santos, UA
HaRTES Meeting Enhanced Ethernet Switching Technology for Adaptive Hard Real-Time Applications Rui Santos, rsantos@ua.pt, UA SUMMARY 2 MOTIVATION Switched Ethernet t became common in real-time communications
More informationReal-Time (Paradigms) (47)
Real-Time (Paradigms) (47) Memory: Memory Access Protocols Tasks competing for exclusive memory access (critical sections, semaphores) become interdependent, a common phenomenon especially in distributed
More informationSMT-Based Formal Verification of a TTEthernet Synchronization Function
SMT-Based Formal Verification of a TTEthernet Synchronization Function Wilfried Steiner 1 and Bruno Dutertre 2 1 TTTech Computertechnik AG, Chip IP Design A-1040 Vienna, Austria wilfried.steiner@tttech.com
More informationA Multi-Modal Composability Framework for Cyber-Physical Systems
S5 Symposium June 12, 2012 A Multi-Modal Composability Framework for Cyber-Physical Systems Linh Thi Xuan Phan Insup Lee PRECISE Center University of Pennsylvania Avionics, Automotive Medical Devices Cyber-physical
More informationSimulation-Based Fault Injection as a Verification Oracle for the Engineering of Time-Triggered Ethernet networks
Simulation-Based Fault Injection as a Verification Oracle for the Engineering of Time-Triggered Ethernet networks Loïc FEJOZ, RealTime-at-Work (RTaW) Bruno REGNIER, CNES Philippe, MIRAMONT, CNES Nicolas
More informationESA ADCSS Deterministic Ethernet in Space Avionics
ESA ADCSS 2015 Deterministic Ethernet in Space Avionics Bülent Altan Strategic Advisor with Jean-Francois Dufour, Christian Fidi and Matthias Mäke-Kail Copyright TTTech Computertechnik AG. All rights reserved.
More informationDRAFT. Dual Time Scale in Factory & Energy Automation. White Paper about Industrial Time Synchronization. (IEEE 802.
SIEMENS AG 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 DRAFT Dual Time Scale in Factory & Energy Automation White Paper about Industrial
More informationDrive-by-Data & Integrated Modular Platform
Drive-by-Data & Integrated Modular Platform Gernot Hans, Bombardier Transportation Mirko Jakovljevic, TTTech Computertechnik AG CONNECTA has received funding from the European Union s Horizon 2020 research
More informationRT-Link: A global time-synchronized link protocol for sensor networks Anthony Rowe, Rahul Mangharam, Raj Rajkumar
RT-Link: A global time-synchronized link protocol for sensor networks Anthony Rowe, Rahul Mangharam, Raj Rajkumar Papa Alioune Ly, Joel Alloh, Carl Hedari, Tom Reynaert Outline Introduction Design of the
More informationConsolidation of IT and OT based on Virtualization and Deterministic Ethernet
Consolidation of IT and OT based on Virtualization and Deterministic Ethernet Wilfried Steiner wilfried.steiner@tttech.com https://at.linkedin.com/in/wilfriedsteiner Smart Factories of the Future will
More informationISO INTERNATIONAL STANDARD. Road vehicles FlexRay communications system Part 2: Data link layer specification
INTERNATIONAL STANDARD ISO 17458-2 First edition 2013-02-01 Road vehicles FlexRay communications system Part 2: Data link layer specification Véhicules routiers Système de communications FlexRay Partie
More informationBMW Group Technology Office Palo Alto Automotive Use Cases AVB in a vehicular environment.
1722.1 Automotive Use Cases. 802.1 AVB in a vehicular environment. Current Car Bus Technologies. 1. Current Car Bus/Link Technologies 2. Future Ethernet Use Cases 3. Key Requirements and Assumptions 4.
More informationDistributed Algorithms Models
Distributed Algorithms Models Alberto Montresor University of Trento, Italy 2016/04/26 This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. Contents 1 Taxonomy
More informationImplementation of the hardwired AFDX NIC
Implementation of the hardwired AFDX NIC Pusik Park, Hangyun Jung KETI #68 Yatap, Bundang, Seongnam, Gyeonggi, Korea +82-31-789-{7318, 7319} {parksik, junghg}@keti.kr Daekyo Shin, Kitaeg Lim KETI #68 Yatap,
More informationAVB Gen 2: the Next Step. Michael Johas Teener Plumbing Architect and Sr. Technical Director, Broadcom Corp,
AVB Gen 2: the Next Step Michael Johas Teener Plumbing Architect and Sr. Technical Director, Broadcom Corp, mikejt@broadcom.com Agenda Requirements for automotive control networks other markets, too Existing
More informationPattern-Based Analysis of an Embedded Real-Time System Architecture
Pattern-Based Analysis of an Embedded Real-Time System Architecture Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 Outline Introduction to SAE AADL Standard The case study Towards
More informationReal-Time Communications. LS 12, TU Dortmund
Real-Time Communications Prof. Dr. Jian-Jia Chen LS 12, TU Dortmund 20, Jan., 2016 Prof. Dr. Jian-Jia Chen (LS 12, TU Dortmund) 1 / 29 Random Access no access control; requires low medium utilization Prof.
More information02 - Distributed Systems
02 - Distributed Systems Definition Coulouris 1 (Dis)advantages Coulouris 2 Challenges Saltzer_84.pdf Models Physical Architectural Fundamental 2/60 Definition Distributed Systems Distributed System is
More informationAVB in Automotive Infotainment Networks
AVB in Automotive Infotainment Networks Günter Dannhäuser, Daimler AG Andrew Lucas, XMOS Ltd. 2014 IEEE-SA ETHERNET & IP @ AUTOMOTIVE TECHNOLOGY DAY COBO Center, Detroit, Michigan, USA 23 24 October 2014
More informationScheduling Real-Time Communication in IEEE 802.1Qbv Time Sensitive Networks
Scheduling Real-Time Communication in IEEE 802.1Qbv Time Sensitive Networks Silviu S. Craciunas, Ramon Serna Oliver, Martin Chmelik, Wilfried Steiner TTTech Computertechnik AG RTNS 2016, Brest, France,
More informationIntroduction to Real-time Systems. Advanced Operating Systems (M) Lecture 2
Introduction to Real-time Systems Advanced Operating Systems (M) Lecture 2 Introduction to Real-time Systems Real-time systems deliver services while meeting some timing constraints Not necessarily fast,
More informationAUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel. Alexander Züpke, Marc Bommert, Daniel Lohmann
AUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel Alexander Züpke, Marc Bommert, Daniel Lohmann alexander.zuepke@hs-rm.de, marc.bommert@hs-rm.de, lohmann@cs.fau.de Motivation Automotive and Avionic industry
More informationWhy an additional Shaper
Distributed Embedded Systems University of Paderborn Why an additional Shaper Marcel Kiessling Distributed Embedded Systems Marcel Kießling 1 Outline Recap: Industrial Requirements for Latency Different
More informationDiagnosis in the Time-Triggered Architecture
TU Wien 1 Diagnosis in the Time-Triggered Architecture H. Kopetz June 2010 Embedded Systems 2 An Embedded System is a Cyber-Physical System (CPS) that consists of two subsystems: A physical subsystem the
More information02 - Distributed Systems
02 - Distributed Systems Definition Coulouris 1 (Dis)advantages Coulouris 2 Challenges Saltzer_84.pdf Models Physical Architectural Fundamental 2/58 Definition Distributed Systems Distributed System is
More informationIntroduction to Real-Time Communications. Real-Time and Embedded Systems (M) Lecture 15
Introduction to Real-Time Communications Real-Time and Embedded Systems (M) Lecture 15 Lecture Outline Modelling real-time communications Traffic and network models Properties of networks Throughput, delay
More informationDESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM
DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM Alberto Perez, Technical Manager, Test & Integration John Hildin, Director of Network s John Roach, Vice President
More informationOptimization of TTEthernet Networks to Support Best-Effort Traffic
Downloaded from orbit.dtu.dk on: Sep 15, 2018 Optimization of TTEthernet Networks to Support Best-Effort Traffic Tamas-Selicean, Domitian; Pop, Paul Published in: Proceedings of the 19th IEEE International
More informationEmbedded Systems. 8. Communication
Embedded Systems 8. Communication Lothar Thiele 8-1 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic
More informationA Framework for the Formal Verification of Time-Triggered Systems
A Framework for the Formal Verification of Time-Triggered Systems Lee Pike leepike@galois.com Indiana University, Bloomington Department of Computer Science Advisor: Prof. Steven D. Johnson December 12,
More informationCommunication (III) Kai Huang
Communication (III) Kai Huang Ethernet Turns 40 12/17/2013 Kai.Huang@tum 2 Outline Bus basics Multiple Master Bus Network-on-Chip Examples o SPI o CAN o FlexRay o Ethernet Basic OSI model Real-Time Ethernet
More informationIEEE Time-Sensitive Networking (TSN)
IEEE 802.1 Time-Sensitive Networking (TSN) Norman Finn, IEEE 802.1CB, IEEE 802.1CS Editor Huawei Technologies Co. Ltd norman.finn@mail01.huawei.com Geneva, 27 January, 2018 Before We Start This presentation
More informationEmbedded Software Engineering
Embedded Software Engineering 3 Unit Course, Spring 2002 EECS Department, UC Berkeley Christoph Kirsch www.eecs.berkeley.edu/~fresco/giotto/course-2002 It s significant $4 billion development effort >
More informationINTERMEDIATE DANTE CONCEPTS. Dante Certification Program Level 2
INTERMEDIATE DANTE CONCEPTS Dante Certification Program Level 2 LEVEL 2 TOPICS Clocking options in Dante Understanding latency in networks Dante Flows and Multicast Creating backup devices with Dante names
More informationE Copyright VARAN BUS USER ORGANIZATION 06/2015. Real Time Ethernet VARAN Bus
8100000100-E Copyright BUS USER ORGANIZATION 06/2015 Real Time Ethernet Bus - Versatile Automation Random Access Network The bus system meets all requirements of a modern industry network optimized for
More informationLecture 2. Basics of networking in automotive systems: Network. topologies, communication principles and standardised protocols
Lecture 2. Basics of networking in automotive systems: Network topologies, communication principles and standardised protocols Objectives Introduce basic concepts used in building networks for automotive
More informationTowards a European Strategy for Cyber Physical Systems
Towards a European Strategy for Cyber Physical Systems Concertation Workshop on Mixed Criticality Systems and Multicore Distributed REal time Architecture for Mixed criticality Systems (DREAMS) Roman Obermaisser
More informationData Networks. Lecture 1: Introduction. September 4, 2008
Data Networks Lecture 1: Introduction September 4, 2008 Slide 1 Learning Objectives Fundamental aspects of network Design and Analysis: Architecture: layering, topology design, switching mechanisms Protocols:
More informationSchedule Integration for Time-Triggered Systems
Schedule Integration for Time-Triggered Systems Outline Motivation Automotive software Automotive architectures Integration Challenge Time-triggered automotive systems Sychronization Schedule Integration
More informationDISTRIBUTED REAL-TIME SYSTEMS
Distributed Systems Fö 11/12-1 Distributed Systems Fö 11/12-2 DISTRIBUTED REAL-TIME SYSTEMS What is a Real-Time System? 1. What is a Real-Time System? 2. Distributed Real Time Systems 3. Predictability
More informationDrive Control via EtherNet/IP using CIP Motion and CIP Sync Profile Extensions
Drive Control via EtherNet/IP using CIP Motion and CIP Sync Profile Extensions High-Performance Closed Loop Drive Control Using EtherNet/IP 2 This session will discuss why Industrial Ethernet is emerging
More information2. REAL-TIME CONTROL SYSTEM AND REAL-TIME NETWORKS
2. REAL-TIME CONTROL SYSTEM AND REAL-TIME NETWORKS 2.1 Real-Time and Control Computer based digital controllers typically have the ability to monitor a number of discrete and analog inputs, perform complex
More informationSimulation-Based FlexRay TM Conformance Testing an OVM success story
Simulation-Based FlexRay TM Conformance Testing an OVM success story Mark Litterick, Co-founder & Verification Consultant, Verilab Abstract This article presents a case study on how the Open Verification
More informationA Data-Centric Approach for Modular Assurance Abstract. Keywords: 1 Introduction
A Data-Centric Approach for Modular Assurance Gabriela F. Ciocarlie, Heidi Schubert and Rose Wahlin Real-Time Innovations, Inc. {gabriela, heidi, rose}@rti.com Abstract. A mixed-criticality system is one
More informationToday. Last Time. Motivation. CAN Bus. More about CAN. What is CAN?
Embedded networks Characteristics Requirements Simple embedded LANs Bit banged SPI I2C LIN Ethernet Last Time CAN Bus Intro Low-level stuff Frame types Arbitration Filtering Higher-level protocols Today
More informationDistributed Systems (ICE 601) Fault Tolerance
Distributed Systems (ICE 601) Fault Tolerance Dongman Lee ICU Introduction Failure Model Fault Tolerance Models state machine primary-backup Class Overview Introduction Dependability availability reliability
More informationCommunication Patterns in Safety Critical Systems for ADAS & Autonomous Vehicles Thorsten Wilmer Tech AD Berlin, 5. March 2018
Communication Patterns in Safety Critical Systems for ADAS & Autonomous Vehicles Thorsten Wilmer Tech AD Berlin, 5. March 2018 Agenda Motivation Introduction of Safety Components Introduction to ARMv8
More informationPerformance and Quality-of-Service Analysis of a Live P2P Video Multicast Session on the Internet
Performance and Quality-of-Service Analysis of a Live P2P Video Multicast Session on the Internet Sachin Agarwal 1, Jatinder Pal Singh 1, Aditya Mavlankar 2, Pierpaolo Bacchichet 2, and Bernd Girod 2 1
More informationTiming Analysis of Rate Constrained Traffic for the TTEthernet Communication Protocol
Timing Analysis of Rate Constrained Traffic for the TTEthernet Communication Protocol Domiţian Tămaş Selicean and Paul Pop Technical University of Denmark DTU Compute Kongens Lyngby, 2800, Denmark {dota,paupo}@dtu.dk
More informationFlexRay The Hardware View
A White Paper Presented by IPextreme FlexRay The Hardware View Stefan Schmechtig / Jens Kjelsbak February 2006 FlexRay is an upcoming networking standard being established to raise the data rate, reliability,
More informationComputer Communication & Networks / Data Communication & Computer Networks Week # 03
Computer Communication & Networks / Data Communication & Computer Networks Week # 03 M.Nadeem Akhtar CS & IT Department The University of Lahore Email: nadeem.akhtar@cs.uol.edu.pk URL-https://sites.google.com/site/nadeemuolcsccn/home
More informationComputing and Communications Infrastructure for Network-Centric Warfare: Exploiting COTS, Assuring Performance
for Network-Centric Warfare: Exploiting COTS, Assuring Performance Dr. James P. Richardson Mr. Lee Graba Mr. Mukul Agrawal Honeywell International, Inc. {james.p.richardson,lee.graba,mukul.agrawal}@honeywell.com
More informationImplementing a NTP-Based Time Service within a Distributed Middleware System
Implementing a NTP-Based Time Service within a Distributed Middleware System ACM International Conference on the Principles and Practice of Programming in Java (PPPJ `04) Hasan Bulut 1 Motivation Collaboration
More informationModel-Based Design of Automotive RT Applications
Model-Based Design of Automotive RT Applications Presentation Modeling approach Modeling concept Realization in tool chain Use cases Challenges in the automotive environment The automotive electronics
More informationFirst GENESYS Architectures Implemented in the INDEXYS Project
Project n 100021 First GENESYS Architectures Implemented in the INDEXYS Project An Overview on the Technical Project Contents and Status Quo Andreas Eckel, TTTech Computertechnik AG CROSS FUNDING-PROVIDER
More informationShared, Multi-Hop Networks and End-to-End Arguments
Shared, Multi-Hop Networks and End-to-End Arguments Stefano Vissicchio UCL Computer Science COMP0023 Outline Shared, Multi-hop Networks Sharing model Forwarding model Service model: Best-effort delivery
More informationFundamental Questions to Answer About Computer Networking, Jan 2009 Prof. Ying-Dar Lin,
Fundamental Questions to Answer About Computer Networking, Jan 2009 Prof. Ying-Dar Lin, ydlin@cs.nctu.edu.tw Chapter 1: Introduction 1. How does Internet scale to billions of hosts? (Describe what structure
More informationTU Wien. Fault Isolation and Error Containment in the TT-SoC. H. Kopetz. TU Wien. July 2007
TU Wien 1 Fault Isolation and Error Containment in the TT-SoC H. Kopetz TU Wien July 2007 This is joint work with C. El.Salloum, B.Huber and R.Obermaisser Outline 2 Introduction The Concept of a Distributed
More informationThe multiple spanning-tree (MST) implementation is based on the IEEE 802.1s standard.
CHAPTER 18 This chapter describes how to configure the Cisco implementation of the IEEE 802.1s Multiple STP (MSTP) on the IE 3010 switch. Note The multiple spanning-tree (MST) implementation is based on
More informationWebSphere MQ Low Latency Messaging V2.1. High Throughput and Low Latency to Maximize Business Responsiveness IBM Corporation
WebSphere MQ Low Latency Messaging V2.1 High Throughput and Low Latency to Maximize Business Responsiveness 2008 IBM Corporation WebSphere MQ Low Latency Messaging Extends the WebSphere MQ messaging family
More information