Embedded Systems: Hardware Components (part II) Todor Stefanov
|
|
|
- Christiana Lester
- 5 years ago
- Views:
Transcription
1 Embedded Systems: Hardware Components (part II) Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands
2 Outline Generic Embedded System component structure Sensors Analog-to-Digital (A/D-) converters Computation Components General Purpose Processors (GPPS) Application Specific Instruction Set Processors (ASIPs) Reconfigurable Processing Units (RPUs) Application Specific Integrated Circuits (ASICs) Input/Output Devices Communication Infrastructure Digital-to-Analog (D/A) converters Actuators Embedded Systems and Software by Todor Stefanov
3 Embedded Systems Hardware Embedded Systems hardware is frequently used in a loop ( hardware in a loop ): Embedded System A/D-converters sample-and-hold Information Processing Display D/A converters Sensors rain light Environment Actuators Embedded Systems and Software by Todor Stefanov
4 Information Processing System: Input/Output Devices Cache ScratchPad GPP ASIP MicroCtrl DSP VLIW RPU FPGA ASIC Communication Infrastructure I/O device I/O device Embedded Systems and Software by Todor Stefanov
5 Examples of I/O Devices Timers WatchDogs Pulse Width Modulators (PWM) Universal Asynchronous Receiver Transmitter (UART) Inter Integrated Circuit (I 2 C) Philips 83C552: 8 bit-8051 based microcontroller Embedded Systems and Software by Todor Stefanov
6 How Computation Components (CSs) talk to I/O Devices? -- I/O Devices are mapped in the address space of CCs -- CCs communicate with I/Os by reading/writing from/to memory cells Local Mem GPP ASIP RPU Mem1 I/O Device 1 Two general methods for interaction Polling Interrupts BUS I/O Device N N Map I/O device 1 I/O device 2 : Mem 1 : Local Mem Embedded Systems and Software by Todor Stefanov
7 mechanism Polling: Busy-Wait Interface MASTER SLAVE GPP ASIP RPU data/address Status Regs Control Regs Data Regs Continuous polling while (device not ready) { }... Periodic polling Issues: MASTER is tied up in communication with I/O device polling the status Polling and/or waiting for I/O device takes time from the MASTER Typically one MASTER in system, but many I/O devices Only really useful if devices are fast No time consuming context switches Embedded Systems and Software by Todor Stefanov
8 mechanism Interrupt Interface MASTER GPP ASIP RPU intr request data/address intr ack SLAVE Status Regs Control Regs Data Regs When I/O device needs MASTER interrupt signal is sent MASTER is forced to suspend its current task Interrupts can be ignored (masked) when critical task is executed MASTER acknowledges interrupt and jumps to interrupt service routine When MASTER finished, control is returned to the interrupted task Key observations: HW polling of the interrupt signal at beginning of each instruction MASTER is free to do something else until attention is needed Improves utilization of MASTER I/Os can proceed asynchronously Time consuming context switches! Embedded Systems and Software by Todor Stefanov
9 Communication with many I/Os interrupt acknowledge device 1 device 2 device n interrupt requests L1 L2.. Ln GPP ASIP RPU Interrupt Identification SW polling (check status registers) HW polling (ACK signal propagated in Daisy Chain) Interrupt Priority (in case multiple interrupts to be served) Embedded Systems and Software by Todor Stefanov
10 Information Processing System: Communication Infrastructure Cache ScratchPad GPP ASIP MicroCtrl DSP VLIW RPU FPGA ASIC Communication Infrastructure I/O device I/O device Embedded Systems and Software by Todor Stefanov
11 Types of Communication Single Bus Infrastructure Single shared resource May become the bottleneck in the system Multiple Busses/Crossbar Switches Wire Switching communication infrastructure Networks (on Chip) Packet Switching communication infrastructure Embedded Systems and Software by Todor Stefanov
12 Requirements for Comm. Infrastructure in ES Guaranteed Performance (for real-time ES) bandwidth latency Efficiency cost (material, installation, maintenance) low power Robustness fault tolerance maintainability, diagnoseability security, safety Embedded Systems and Software by Todor Stefanov
13 Generic Bus Structure What is a BUS? Set of wires m Address wires: n Data wires: Control wires: c Common protocol for communication with devices Embedded Systems and Software by Todor Stefanov
14 Generic Fixed-delay Access Protocol MASTER R/W = 1 adrs = A reg = data R/W data adrs SLAVE device R/W 1 0 data = mem[adrs] mem[adrs] = data Embedded Systems and Software by Todor Stefanov
15 Generic Variable-delay Access Protocol R/W = 1 adrs = A R/W done = 0 0 done 1 reg = data MASTER data adrs done R/W 1 data = mem[adrs] done = 1 SLAVE device 0 mem[adrs] = data done = 1 Embedded Systems and Software by Todor Stefanov
16 Typical Bus Access Protocol clock R/W Address enable adrs Data Ready data read write time Embedded Systems and Software by Todor Stefanov
17 What if Multiple Masters want the BUS simultaneously Arbiter is used Controls access to the shared bus Uses arbitration policy to select master to grant access to bus Arbitration policy Centralized Arbitration Round Robin policy Priority policy TDMA policy Distributed Arbitration GPP ASIP I/O device Carrier Sense Multiple Access / Collision Detection (CSMA/CD) RPU ASIC BUS I/O device Embedded Systems and Software by Todor Stefanov
18 Centralized Arbitration GPP ASIP RPU ASIC I/O device BUS I/O device Arbiter Two important control signals per MASTER, i.e., bus_request from MASTER to ARBITER bus_granted from ARBITER to MASTER Minimal change is required if new components are added to the system Embedded Systems and Software by Todor Stefanov
19 Arbitration Policies (1) Random Randomly select master to grant bus access to Static priority Masters assigned static priorities Higher priority master request always serviced first Can be pre-emptive or non-preemptive May lead to starvation of low priority masters Round Robin (RR) Masters allowed to access bus in a round-robin manner No starvation every master guaranteed bus access Unpredictable, if masters have variable amount of data to communicate when the bus is granted Embedded Systems and Software by Todor Stefanov
20 Arbitration Policies (2) Time Division Multiple Access (TDMA) Assign slots to masters based on bandwidth requirements If a master does not have anything to read/write during its time slots, leads to low bus utilization Choice of time slot length and number critical Predictable behavior suitable for real-time Embedded Systems TDMA/RR Two-level scheme If master does not need to utilize its time slot, second level RR scheme grants access to another waiting master Better bus utilization Higher implementation cost for scheme (more logic, area) Embedded Systems and Software by Todor Stefanov
21 Arbitration Policies (3) Dynamic priority Dynamically vary priority of master during application execution Gives masters with higher injection rates a higher priority Requires additional logic to analyze traffic at runtime Adapts to changing data traffic profiles High implementation cost (several registers to track priorities and traffic profiles) Programmable priority Simpler variant of dynamic priority scheme Programmable register in arbiter allows software to change priority Embedded Systems and Software by Todor Stefanov
22 Distributed Arbitration GPP ASIP RPU ASIC Arbiter Arbiter Arbiter Arbiter I/O device BUS I/O device Requires fewer signals compared to the centralized approach More hardware duplication, more logic/area, less scalable Embedded Systems and Software by Todor Stefanov
23 Distributed Arbitration Example: CSMA/CD Carrier Sense Multiple Access / Collision Detection Try to avoid and detect collisions: before starting to transmit, MASTER checks whether the bus is idle if a collision is detected (several MASTERS started almost simultaneously), wait for some time (back-off timer) Repeated collisions result in increasing back-off times Embedded Systems and Software by Todor Stefanov
24 How to Connect Different Busses and Interfaces? memory memory memory CPU ASIP RPU BUS3 Bridge1 BUS1 Bridge3 BUS2 Bridge2 BUS4 I/O device I/O device memory memory Use Bus Bridges They act as slave on one side and master on the other Embedded Systems and Software by Todor Stefanov
25 Multiple Busses IBM Cell ring bus communication architecture Embedded Systems and Software by Todor Stefanov
26 Crossbar Switch Full-crossbar/matrix bus Point-to-Point Partial-crossbar/matrix bus Embedded Systems and Software by Todor Stefanov
27 Network-On-Chip: Introduction NoC is a packet switched on-chip communication network NoCs use packets to route data from the source to the destination PE via a network fabric that consists of network interfaces (NI) switches (routers) interconnection links (wires) Embedded Systems and Software by Todor Stefanov
28 Network-On-Chip: Introduction NoCs are an attempt to scale down the concepts of large-scale networks apply them to the Embedded SoC domain NoC Properties Reliable and predictable electrical and physical properties (packets never lost) Regular geometry that is scalable Higher bandwidth Reusable components Buffers, arbiters, routers, protocol stack Embedded Systems and Software by Todor Stefanov
29 Network-On-Chip: Topology 2-D Mesh 1-D Torus 2-D Torus Fat Tree Octagon Irregular or Ad-hoc Butterfly Embedded Systems and Software by Todor Stefanov
30 Network-On-Chip: Issues Very hot research topic at the moment NO wide adoption in Industry because of High Power consumption several times greater compared to buses routers are power hungry High Latency additional delay to packetize/de-packetize data at NIs delays at routers along the routing path Lack of tools and benchmarks Embedded Systems and Software by Todor Stefanov
31 All this could be on a single chip!!! System-on-chip (SoC) Cache ScratchPad GPP ASIP MicroCtrl DSP VLIW RPU FPGA ASIC Communication Infrastructure I/O device I/O device Embedded Systems and Software by Todor Stefanov
32 Example of SoC (one processor with peripherals) Philips Trimedia Chip SDRAM Off-chip memory peripherals video-in video-out timers Serial I/O PCI bridge I 2 C I/O VLIW cpu I$ D$ audio-out audio-in Programmable core High-way bus Embedded Systems and Software by Todor Stefanov
33 Examples of Configurable SoC (one processor + RPU + peripherals) Embedded Systems and Software by Todor Stefanov
34 Example of Multi-Processor SoC (ARM big.little mobile chip) Embedded Systems and Software by Todor Stefanov
35 Embedded Systems Hardware Embedded Systems hardware is frequently used in a loop ( hardware in a loop ): Embedded System A/D-converters sample-and-hold Information Processing Display D/A converters Sensors rain light Environment Actuators Embedded Systems and Software by Todor Stefanov
36 Digital-to-Analog (D/A)-converters Various types, can be quite simple, e.g.: Embedded Systems and Software by Todor Stefanov
37 Output voltage ~ no. represented by x * I i Due to Kirchhoff s laws : I Loop rule*: x Junction rule : Hence: Finally: V V V 3 ref ref ref ref ref i 3 x2 x1 x0 xi 2 R 2 R 4 R 8 R 8 R i 0 V R I I' V V I' 1 0 R1 I 0 V ref R Embedded Systems and Software by Todor Stefanov V 3 1 i 1 xi 2 Vref nat( x) 8 R i 0 8 R Op-amp turns current I ~ nat (x) into a voltage ~ nat (x) V I ~ nat (x), where nat(x): natural number represented by x; R
38 Reconstruction Analog from Digital? S/H A/D-converter D/A-converter Filter (Interpolation) According to Nyquist theorem: Analog signal to sample-and-hold can be precisely reconstructed if sampling frequency double the highest frequency in the analog signal Embedded Systems and Software by Todor Stefanov
39 Embedded Systems Hardware Embedded Systems hardware is frequently used in a loop ( hardware in a loop ): Embedded System A/D-converters sample-and-hold Information Processing Display D/A converters Sensors rain light Environment Actuators Embedded Systems and Software by Todor Stefanov
40 Actuators Convert a command/signal to a physical stimulus (e.g., heat, light, sound, pressure, magnetism, or other mechanical motion) May require analog signal Examples of physical stimulus by different actuators Physical motion Large (industrial) control actuators Pneumatic systems Light IR, LEDs, displays, etc. Rotation DC and stepper motors Sound Loudspeakers, etc. Embedded Systems and Software by Todor Stefanov
ECE 551 System on Chip Design
ECE 551 System on Chip Design Introducing Bus Communications Garrett S. Rose Fall 2018 Emerging Applications Requirements Data Flow vs. Processing µp µp Mem Bus DRAMC Core 2 Core N Main Bus µp Core 1 SoCs
Embedded Systems: Hardware Components (part I) Todor Stefanov
Embedded Systems: Hardware Components (part I) Todor Stefanov Leiden Embedded Research Center Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded System
Bus System. Bus Lines. Bus Systems. Chapter 8. Common connection between the CPU, the memory, and the peripheral devices.
Bus System Chapter 8 CSc 314 T W Bennet Mississippi College 1 CSc 314 T W Bennet Mississippi College 3 Bus Systems Common connection between the CPU, the memory, and the peripheral devices. One device
Computer Architecture CS 355 Busses & I/O System
Computer Architecture CS 355 Busses & I/O System Text: Computer Organization & Design, Patterson & Hennessy Chapter 6.5-6.6 Objectives: During this class the student shall learn to: Describe the two basic
Embedded Systems. 7. System Components
Embedded Systems 7. System Components Lothar Thiele 7-1 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic
The von Neuman architecture characteristics are: Data and Instruction in same memory, memory contents addressable by location, execution in sequence.
CS 320 Ch. 3 The von Neuman architecture characteristics are: Data and Instruction in same memory, memory contents addressable by location, execution in sequence. The CPU consists of an instruction interpreter,
Unit 1. Chapter 3 Top Level View of Computer Function and Interconnection
Unit 1 Chapter 3 Top Level View of Computer Function and Interconnection Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given correct control signals
Interfacing. Introduction. Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures. Vahid, Givargis
Interfacing Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures Vahid, Givargis Introduction Embedded system functionality aspects Processing Transformation of data Implemented
Embedded Systems. 8. Hardware Components. Lothar Thiele. Computer Engineering and Networks Laboratory
Embedded Systems 8. Hardware Components Lothar Thiele Computer Engineering and Networks Laboratory Do you Remember? 8 2 8 3 High Level Physical View 8 4 High Level Physical View 8 5 Implementation Alternatives
Buses. Disks PCI RDRAM RDRAM LAN. Some slides adapted from lecture by David Culler. Pentium 4 Processor. Memory Controller Hub.
es > 100 MB/sec Pentium 4 Processor L1 and L2 caches Some slides adapted from lecture by David Culler 3.2 GB/sec Display Memory Controller Hub RDRAM RDRAM Dual Ultra ATA/100 24 Mbit/sec Disks LAN I/O Controller
Chapter 6 Storage and Other I/O Topics
Department of Electr rical Eng ineering, Chapter 6 Storage and Other I/O Topics 王振傑 (Chen-Chieh Wang) ccwang@mail.ee.ncku.edu.tw ncku edu Feng-Chia Unive ersity Outline 6.1 Introduction 6.2 Dependability,
Chapter 3. Top Level View of Computer Function and Interconnection. Yonsei University
Chapter 3 Top Level View of Computer Function and Interconnection Contents Computer Components Computer Function Interconnection Structures Bus Interconnection PCI 3-2 Program Concept Computer components
Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals
William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In
Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture
168 420 Computer Architecture Chapter 6 Input/Output Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU
Overview of Microcontroller and Embedded Systems
UNIT-III Overview of Microcontroller and Embedded Systems Embedded Hardware and Various Building Blocks: The basic hardware components of an embedded system shown in a block diagram in below figure. These
DISTRIBUTED EMBEDDED ARCHITECTURES
DISTRIBUTED EMBEDDED ARCHITECTURES A distributed embedded system can be organized in many different ways, but its basic units are the Processing Elements (PE) and the network as illustrated in Figure.
Lecture 5: Computing Platforms. Asbjørn Djupdal ARM Norway, IDI NTNU 2013 TDT
1 Lecture 5: Computing Platforms Asbjørn Djupdal ARM Norway, IDI NTNU 2013 2 Lecture overview Bus based systems Timing diagrams Bus protocols Various busses Basic I/O devices RAM Custom logic FPGA Debug
MULTIPROCESSORS. Characteristics of Multiprocessors. Interconnection Structures. Interprocessor Arbitration
MULTIPROCESSORS Characteristics of Multiprocessors Interconnection Structures Interprocessor Arbitration Interprocessor Communication and Synchronization Cache Coherence 2 Characteristics of Multiprocessors
CS152 Computer Architecture and Engineering Lecture 20: Busses and OS s Responsibilities. Recap: IO Benchmarks and I/O Devices
CS152 Computer Architecture and Engineering Lecture 20: ses and OS s Responsibilities April 7, 1995 Dave Patterson (patterson@cs) and Shing Kong (shing.kong@eng.sun.com) Slides available on http://http.cs.berkeley.edu/~patterson
Design and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA
Design and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA Maheswari Murali * and Seetharaman Gopalakrishnan # * Assistant professor, J. J. College of Engineering and Technology,
Dr e v prasad Dt
Dr e v prasad Dt. 12.10.17 Contents Characteristics of Multiprocessors Interconnection Structures Inter Processor Arbitration Inter Processor communication and synchronization Cache Coherence Introduction
The CoreConnect Bus Architecture
The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached
Design and Test Solutions for Networks-on-Chip. Jin-Ho Ahn Hoseo University
Design and Test Solutions for Networks-on-Chip Jin-Ho Ahn Hoseo University Topics Introduction NoC Basics NoC-elated esearch Topics NoC Design Procedure Case Studies of eal Applications NoC-Based SoC Testing
TDT Appendix E Interconnection Networks
TDT 4260 Appendix E Interconnection Networks Review Advantages of a snooping coherency protocol? Disadvantages of a snooping coherency protocol? Advantages of a directory coherency protocol? Disadvantages
8. Networks. Why networked embedded systems General network architecture. Networks. Internet-enabled embedded systems Sensor networks
8. Networks Why networked embedded systems General network architecture ISO seven network layers Networks I 2 C, CAN, Ethernet Internet-enabled embedded systems Sensor networks Computers as Components
Lecture 13. Storage, Network and Other Peripherals
Lecture 13 Storage, Network and Other Peripherals 1 I/O Systems Processor interrupts Cache Processor & I/O Communication Memory - I/O Bus Main Memory I/O Controller I/O Controller I/O Controller Disk Disk
Development and research of different architectures of I 2 C bus controller. E. Vasiliev, MIET
Development and research of different architectures of I 2 C bus controller E. Vasiliev, MIET I2C and its alternatives I²C (Inter-Integrated Circuit) is a multi-master serial computer bus invented by Philips
INPUT/OUTPUT ORGANIZATION
INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and
Embedded Systems. 8. Communication
Embedded Systems 8. Communication Lothar Thiele 8-1 Contents of Course 1. Embedded Systems Introduction 2. Software Introduction 7. System Components 10. Models 3. Real-Time Models 4. Periodic/Aperiodic
Organisasi Sistem Komputer
LOGO Organisasi Sistem Komputer OSK 5 Input Output 1 1 PT. Elektronika FT UNY Input/Output Problems Wide variety of peripherals Delivering different amounts of data At different speeds In different formats
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC) D.Udhayasheela, pg student [Communication system],dept.ofece,,as-salam engineering and technology, N.MageshwariAssistant Professor
Chapter 2 The AMBA SOC Platform
Chapter 2 The AMBA SOC Platform SoCs contain numerous IPs that provide varying functionalities. The interconnection of IPs is non-trivial because different SoCs may contain the same set of IPs but have
Embedded Systems 1: On Chip Bus
October 2016 Embedded Systems 1: On Chip Bus Davide Zoni PhD email: davide.zoni@polimi.it webpage: home.deib.polimi.it/zoni Additional Material and Reference Book 2 Reference Book Chapter Principles and
PD215 Mechatronics. Week 3/4 Interfacing Hardware and Communication Systems
PD215 Mechatronics Week 3/4 Interfacing Hardware and Communication Systems Interfacing with the physical world A compute device (microprocessor) in mechatronic system needs to accept input information
CSE 123: Computer Networks Alex C. Snoeren. HW 2 due Thursday 10/21!
CSE 123: Computer Networks Alex C. Snoeren HW 2 due Thursday 10/21! Finishing up media access Contention-free methods (rings) Moving beyond one wire Link technologies have limits on physical distance Also
Sri Vidya College of Engineering and Technology. EC6703 Embedded and Real Time Systems Unit IV Page 1.
Sri Vidya College of Engineering and Technology ERTS Course Material EC6703 Embedded and Real Time Systems Page 1 Sri Vidya College of Engineering and Technology ERTS Course Material EC6703 Embedded and
Lecture 18: Communication Models and Architectures: Interconnection Networks
Design & Co-design of Embedded Systems Lecture 18: Communication Models and Architectures: Interconnection Networks Sharif University of Technology Computer Engineering g Dept. Winter-Spring 2008 Mehdi
Module 3. Embedded Systems I/O. Version 2 EE IIT, Kharagpur 1
Module 3 Embedded Systems I/O Version 2 EE IIT, Kharagpur 1 Lesson 15 Interrupts Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would learn Interrupts
VLSI Design of Multichannel AMBA AHB
RESEARCH ARTICLE OPEN ACCESS VLSI Design of Multichannel AMBA AHB Shraddha Divekar,Archana Tiwari M-Tech, Department Of Electronics, Assistant professor, Department Of Electronics RKNEC Nagpur,RKNEC Nagpur
INPUT/OUTPUT ORGANIZATION
INPUT/OUTPUT ORGANIZATION Accessing I/O Devices I/O interface Input/output mechanism Memory-mapped I/O Programmed I/O Interrupts Direct Memory Access Buses Synchronous Bus Asynchronous Bus I/O in CO and
SEMICON Solutions. Bus Structure. Created by: Duong Dang Date: 20 th Oct,2010
SEMICON Solutions Bus Structure Created by: Duong Dang Date: 20 th Oct,2010 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single
Computer Organization ECE514. Chapter 5 Input/Output (9hrs)
Computer Organization ECE514 Chapter 5 Input/Output (9hrs) Learning Outcomes Course Outcome (CO) - CO2 Describe the architecture and organization of computer systems Program Outcome (PO) PO1 Apply knowledge
Chapter 6. I/O issues
Computer Architectures Chapter 6 I/O issues Tien-Fu Chen National Chung Cheng Univ Chap6 - Input / Output Issues I/O organization issue- CPU-memory bus, I/O bus width A/D multiplex Split transaction Synchronous
SoC Design. Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik
SoC Design Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik Chapter 5 On-Chip Communication Outline 1. Introduction 2. Shared media 3. Switched media 4. Network on
Swizzle Switch: A Self-Arbitrating High-Radix Crossbar for NoC Systems
1 Swizzle Switch: A Self-Arbitrating High-Radix Crossbar for NoC Systems Ronald Dreslinski, Korey Sewell, Thomas Manville, Sudhir Satpathy, Nathaniel Pinckney, Geoff Blake, Michael Cieslak, Reetuparna
Buses. Maurizio Palesi. Maurizio Palesi 1
Buses Maurizio Palesi Maurizio Palesi 1 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single shared channel Microcontroller Microcontroller
CMSC 611: Advanced. Interconnection Networks
CMSC 611: Advanced Computer Architecture Interconnection Networks Interconnection Networks Massively parallel processor networks (MPP) Thousands of nodes Short distance (
Computer Organization and Microprocessors SYLLABUS CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS CHAPTER - 3 : THE MEMORY SYSTEM
i SYLLABUS UNIT - 1 CHAPTER - 1 : BASIC STRUCTURE OF COMPUTERS Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance, Multiprocessors and Multicomputers, Historical
Introduction to Input and Output
Introduction to Input and Output The I/O subsystem provides the mechanism for communication between the CPU and the outside world (I/O devices). Design factors: I/O device characteristics (input, output,
Lecture 9: Bridging & Switching"
Lecture 9: Bridging & Switching" CSE 123: Computer Networks Alex C. Snoeren HW 2 due Wednesday! Lecture 9 Overview" Finishing up media access Contention-free methods (rings) Moving beyond one wire Link
CHAPTER 6 FPGA IMPLEMENTATION OF ARBITERS ALGORITHM FOR NETWORK-ON-CHIP
133 CHAPTER 6 FPGA IMPLEMENTATION OF ARBITERS ALGORITHM FOR NETWORK-ON-CHIP 6.1 INTRODUCTION As the era of a billion transistors on a one chip approaches, a lot of Processing Elements (PEs) could be located
CPS104 Computer Organization and Programming Lecture 18: Input-Output. Outline of Today s Lecture. The Big Picture: Where are We Now?
CPS104 Computer Organization and Programming Lecture 18: Input-Output Robert Wagner cps 104.1 RW Fall 2000 Outline of Today s Lecture The system Magnetic Disk Tape es DMA cps 104.2 RW Fall 2000 The Big
Network on Chip Architecture: An Overview
Network on Chip Architecture: An Overview Md Shahriar Shamim & Naseef Mansoor 12/5/2014 1 Overview Introduction Multi core chip Challenges Network on Chip Architecture Regular Topology Irregular Topology
Reading and References. Input / Output. Why Input and Output? A typical organization. CSE 410, Spring 2004 Computer Systems
Reading and References Input / Output Reading» Section 8.1-8.5, Computer Organization and Design, Patterson and Hennessy CSE 410, Spring 2004 Computer Systems http://www.cs.washington.edu/education/courses/410/04sp/
or between microcontrollers)
: Communication Interfaces in Embedded Systems (e.g., to interface with sensors and actuators or between microcontrollers) Spring 2016 : Communication Interfaces in Embedded Systems Spring (e.g., 2016
Lecture: Interconnection Networks
Lecture: Interconnection Networks Topics: Router microarchitecture, topologies Final exam next Tuesday: same rules as the first midterm 1 Packets/Flits A message is broken into multiple packets (each packet
Interconnecting Components
Interconnecting Components Need interconnections between CPU, memory, controllers Bus: shared communication channel Parallel set of wires for data and synchronization of data transfer Can become a bottleneck
Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION
Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION Introduction A general purpose computer should have the ability to exchange information with a wide range of devices in varying environments. Computers
DESIGN OF EFFICIENT ROUTING ALGORITHM FOR CONGESTION CONTROL IN NOC
DESIGN OF EFFICIENT ROUTING ALGORITHM FOR CONGESTION CONTROL IN NOC 1 Pawar Ruchira Pradeep M. E, E&TC Signal Processing, Dr. D Y Patil School of engineering, Ambi, Pune Email: 1 ruchira4391@gmail.com
PC Interrupt Structure and 8259 DMA Controllers
ELEC 379 : DESIGN OF DIGITAL AND MICROCOMPUTER SYSTEMS 1998/99 WINTER SESSION, TERM 2 PC Interrupt Structure and 8259 DMA Controllers This lecture covers the use of interrupts and the vectored interrupt
SAMBA-BUS: A HIGH PERFORMANCE BUS ARCHITECTURE FOR SYSTEM-ON-CHIPS Λ. Ruibing Lu and Cheng-Kok Koh
BUS: A HIGH PERFORMANCE BUS ARCHITECTURE FOR SYSTEM-ON-CHIPS Λ Ruibing Lu and Cheng-Kok Koh School of Electrical and Computer Engineering Purdue University, West Lafayette, IN 797- flur,chengkokg@ecn.purdue.edu
Applying the Benefits of Network on a Chip Architecture to FPGA System Design
white paper Intel FPGA Applying the Benefits of on a Chip Architecture to FPGA System Design Authors Kent Orthner Senior Manager, Software and IP Intel Corporation Table of Contents Abstract...1 Introduction...1
Accessing I/O Devices Interface to CPU and Memory Interface to one or more peripherals Generic Model of IO Module Interface for an IO Device: CPU checks I/O module device status I/O module returns status
Chapter 5 Input/Output Organization. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 5 Input/Output Organization Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Accessing I/O Devices Interrupts Direct Memory Access Buses Interface
Eastern Mediterranean University School of Computing and Technology INPUT / OUTPUT
Eastern Mediterranean University School of Computing and Technology ITEC255 Computer Organization & Architecture INPUT / OUTPUT Introduction Computer system s I/O architecture is its interface to outside
Hardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
Hardware Design. University of Pannonia Dept. Of Electrical Engineering and Information Systems. MicroBlaze v.8.10 / v.8.20
University of Pannonia Dept. Of Electrical Engineering and Information Systems Hardware Design MicroBlaze v.8.10 / v.8.20 Instructor: Zsolt Vörösházi, PhD. This material exempt per Department of Commerce
SoC Design Lecture 11: SoC Bus Architectures. Shaahin Hessabi Department of Computer Engineering Sharif University of Technology
SoC Design Lecture 11: SoC Bus Architectures Shaahin Hessabi Department of Computer Engineering Sharif University of Technology On-Chip bus topologies Shared bus: Several masters and slaves connected to
SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif University of Technology
SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif University of Technology Outline SoC Interconnect NoC Introduction NoC layers Typical NoC Router NoC Issues Switching
Interconnection Structures. Patrick Happ Raul Queiroz Feitosa
Interconnection Structures Patrick Happ Raul Queiroz Feitosa Objective To present key issues that affect interconnection design. Interconnection Structures 2 Outline Introduction Computer Busses Bus Types
A Statically Scheduled Time- Division-Multiplexed Networkon-Chip for Real-Time Systems
A Statically Scheduled Time- Division-Multiplexed Networkon-Chip for Real-Time Systems Martin Schoeberl, Florian Brandner, Jens Sparsø, Evangelia Kasapaki Technical University of Denamrk 1 Real-Time Systems
Interconnection Networks: Topology. Prof. Natalie Enright Jerger
Interconnection Networks: Topology Prof. Natalie Enright Jerger Topology Overview Definition: determines arrangement of channels and nodes in network Analogous to road map Often first step in network design
EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 12: On-Chip Interconnects
1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 12: On-Chip Interconnects Instructor: Ron Dreslinski Winter 216 1 1 Announcements Upcoming lecture schedule Today: On-chip
NETWORKS on CHIP A NEW PARADIGM for SYSTEMS on CHIPS DESIGN
NETWORKS on CHIP A NEW PARADIGM for SYSTEMS on CHIPS DESIGN Giovanni De Micheli Luca Benini CSL - Stanford University DEIS - Bologna University Electronic systems Systems on chip are everywhere Technology
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 1 Introduction Electrical Considerations Data Transfer
INPUT-OUTPUT ORGANIZATION
INPUT-OUTPUT ORGANIZATION Peripheral Devices: The Input / output organization of computer depends upon the size of computer and the peripherals connected to it. The I/O Subsystem of the computer, provides
ISSN:
113 DESIGN OF ROUND ROBIN AND INTERLEAVING ARBITRATION ALGORITHM FOR NOC AMRUT RAJ NALLA, P.SANTHOSHKUMAR 1 M.tech (Embedded systems), 2 Assistant Professor Department of Electronics and Communication
Network-on-Chip Architecture
Multiple Processor Systems(CMPE-655) Network-on-Chip Architecture Performance aspect and Firefly network architecture By Siva Shankar Chandrasekaran and SreeGowri Shankar Agenda (Enhancing performance)
More on IO: The Universal Serial Bus (USB)
ecture 37 Computer Science 61C Spring 2017 April 21st, 2017 More on IO: The Universal Serial Bus (USB) 1 Administrivia Project 5 is: USB Programming (read from a mouse) Optional (helps you to catch up
Computer Architecture. Hebrew University Spring Chapter 8 Input/Output. Big Picture: Where are We Now?
Computer Architecture Hebrew University Spring 2001 Chapter 8 Input/Output Adapted from COD2e by Petterson & Hennessy Chapter 8 I/O Big Picture: Where are We Now? I/O Systems Computer Processor Control
4. Networks. in parallel computers. Advances in Computer Architecture
4. Networks in parallel computers Advances in Computer Architecture System architectures for parallel computers Control organization Single Instruction stream Multiple Data stream (SIMD) All processors
A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on
A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on on-chip Donghyun Kim, Kangmin Lee, Se-joong Lee and Hoi-Jun Yoo Semiconductor System Laboratory, Dept. of EECS, Korea Advanced
A Closer Look at the Epiphany IV 28nm 64 core Coprocessor. Andreas Olofsson PEGPUM 2013
A Closer Look at the Epiphany IV 28nm 64 core Coprocessor Andreas Olofsson PEGPUM 2013 1 Adapteva Achieves 3 World Firsts 1. First processor company to reach 50 GFLOPS/W 3. First semiconductor company
Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015
Advanced Parallel Architecture Lesson 3 Annalisa Massini - 2014/2015 Von Neumann Architecture 2 Summary of the traditional computer architecture: Von Neumann architecture http://williamstallings.com/coa/coa7e.html
Where We Are in This Course Right Now. ECE 152 Introduction to Computer Architecture Input/Output (I/O) Copyright 2012 Daniel J. Sorin Duke University
Introduction to Computer Architecture Input/Output () Copyright 2012 Daniel J. Sorin Duke University Slides are derived from work by Amir Roth (Penn) Spring 2012 Where We Are in This Course Right Now So
The RM9150 and the Fast Device Bus High Speed Interconnect
The RM9150 and the Fast Device High Speed Interconnect John R. Kinsel Principal Engineer www.pmc -sierra.com 1 August 2004 Agenda CPU-based SOC Design Challenges Fast Device (FDB) Overview Generic Device
Lecture 12: Interconnection Networks. Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E)
Lecture 12: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) 1 Topologies Internet topologies are not very regular they grew
1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals.
1. Define Peripherals. Explain I/O Bus and Interface Modules. Peripherals: Input-output device attached to the computer are also called peripherals. A typical communication link between the processor and
I/O Handling. ECE 650 Systems Programming & Engineering Duke University, Spring Based on Operating Systems Concepts, Silberschatz Chapter 13
I/O Handling ECE 650 Systems Programming & Engineering Duke University, Spring 2018 Based on Operating Systems Concepts, Silberschatz Chapter 13 Input/Output (I/O) Typical application flow consists of
OpenSMART: Single-cycle Multi-hop NoC Generator in BSV and Chisel
OpenSMART: Single-cycle Multi-hop NoC Generator in BSV and Chisel Hyoukjun Kwon and Tushar Krishna Georgia Institute of Technology Synergy Lab (http://synergy.ece.gatech.edu) hyoukjun@gatech.edu April
Introduction to Embedded Systems
Stefan Kowalewski, 4. November 25 Introduction to Embedded Systems Part 2: Microcontrollers. Basics 2. Structure/elements 3. Digital I/O 4. Interrupts 5. Timers/Counters Introduction to Embedded Systems
Embedded Systems Dr. Santanu Chaudhury Department of Electrical Engineering Indian Institute of Technology, Delhi. Lecture - 10 System on Chip (SOC)
Embedded Systems Dr. Santanu Chaudhury Department of Electrical Engineering Indian Institute of Technology, Delhi Lecture - 10 System on Chip (SOC) In the last class, we had discussed digital signal processors.
Introduction I/O 1. I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec
Introduction I/O 1 I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections I/O Device Summary I/O 2 I/O System
Unit 5. Memory and I/O System
Unit 5 Memory and I/O System 1 Input/Output Organization 2 Overview Computer has ability to exchange data with other devices. Human-computer communication Computer-computer communication Computer-device
EMBEDDED SYSTEMS WITH ROBOTICS AND SENSORS USING ERLANG
EMBEDDED SYSTEMS WITH ROBOTICS AND SENSORS USING ERLANG Adam Lindberg github.com/eproxus HARDWARE COMPONENTS SOFTWARE FUTURE Boot, Serial console, Erlang shell DEMO THE GRISP BOARD SPECS Hardware & specifications
FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow
FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow Abstract: High-level synthesis (HLS) of data-parallel input languages, such as the Compute Unified Device Architecture
SONICS, INC. Sonics SOC Integration Architecture. Drew Wingard. (Systems-ON-ICS)
Sonics SOC Integration Architecture Drew Wingard 2440 West El Camino Real, Suite 620 Mountain View, California 94040 650-938-2500 Fax 650-938-2577 http://www.sonicsinc.com (Systems-ON-ICS) Overview 10
Chapter 6. Storage and Other I/O Topics
Chapter 6 Storage and Other I/O Topics Introduction I/O devices can be characterized by Behaviour: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections
2. System Interconnect Fabric for Memory-Mapped Interfaces
2. System Interconnect Fabric for Memory-Mapped Interfaces QII54003-8.1.0 Introduction The system interconnect fabric for memory-mapped interfaces is a high-bandwidth interconnect structure for connecting
Final Presentation. Network on Chip (NoC) for Many-Core System on Chip in Space Applications. December 13, 2017
Final Presentation Network on Chip (NoC) for Many-Core System on Chip in Space Applications December 13, 2017 Dr. ir. Gerard Rauwerda Gerard.Rauwerda@recoresystems.com NoC round table Network-on-Chip (NoC)