Mach-Zehnder Interferometer Based All Optical Reversible NOR Gates

Size: px
Start display at page:

Download "Mach-Zehnder Interferometer Based All Optical Reversible NOR Gates"

Transcription

1 2012 IEEE Computer Society Annual Symposium on VLSI Mach-Zehnder Interferometer Based All Optical Reversible NOR Gates Saurabh Kotiyal, Himanshu Thapliyal and Nagarajan Ranganathan Department of Computer Science and Engineering University of South Florida Tampa, FL Abstract Reversible logic has promising applications in dissipation less optical computing, low power computing, quantum computing etc. Reversible circuits do not lose information, and there is a one to one mapping between the input and the output vectors. In recent years researchers have implemented reversible logic gates in optical domain as it provides high speed and low energy computations. The reversible gates can be easily fabricated at the chip level using optical computing. The all optical implementation of reversible logic gates are based on semiconductor optical amplifier (SOA) based Mach-Zehnder interferometer (MZI). The Mach-Zehnder interferometer has advantages such as high speed, low power, easy fabrication and fast switching time. In the existing literature, the NAND logic based implementation is the only implementation available for reversible gates and functions. There is a lack of research in the direction of NOR logic based implementation of reversible gates and functions. In this work, we propose the NOR logic based all optical reversible gates referred as all optical TNOR gate and all optical PNOR gate. The proposed all optical reversible NOR logic gates can implement the reversible boolean logic functions with reduced optical cost and propagation delay compared to their implementation using existing all optical reversible NAND gates. The advantages in terms of optical cost and delay is illustrated by implementing 13 standard boolean functions that can represent all 256 possible combinations of three variable boolean function. I. INTRODUCTION Reversible logic is emerging as a promising computing paradigm among the emerging technologies. Reversible logic has applications in quantum computing, quantum dot cellular automata, optical computing, etc [1], [2], [3], [4], [5], [6], [7]. Reversible circuits does not lose information while performing the computations. A reversible circuit must comprise of reversible logic gates. Reversible logic also has applications in power-efficient nanocomputing [8], [9], [10]. In reversible logic there exists a unique one to one mapping between the input and output vectors. The unused outputs are used to maintain the reversibility of a reversible circuits and are referred as the garbage outputs. The inputs that are regenerated at the outputs are not considered as the garbage outputs [11]. The constant inputs in the reversible circuits are called the ancilla inputs. A photon can provide unmatched high speed and can store the information in a signal of zero mass. These properties of photon have attracted the attention of researchers to implement the reversible logic gates in all optical domain. The all optical implementation of reversible logic gates could be useful to overcome the limits imposed by conventional computing, and is also considered as implementation platform for quantum computing [12], [13], [14], [15], [16]. In the recent years, researchers have implemented several reversible logic gates in optical computing domain such as Feynman gate, Toffoli gate, Peres gate and Modified Fredkin gate. The all optical implementation of reversible logic gates can be achieved using semiconductor optical amplifier (SOA) based Mach-Zehnder interferometer (MZI) optical switches. The Mach-Zehnder interferometer based implementation of reversible logic gates provides significant advantages such as high speed, low power, fast switching time, and ease in the fabrication [17], [3], [18]. In the existing literature, the NAND logic based implementation of reversible logic gates and reversible boolean functions are the only available implementations. This is due to the lack of research in the direction of NOR logic based reversible logic gates and functions. In this work, we propose two novel all optical reversible NOR logic gates referred as all optical TNOR gate and all optical PNOR gate. The proposed TNOR and PNOR gates are useful for NOR logic based implementation of reversible boolean functions. The proposed all optical reversible NOR logic gates can implement the reversible boolean functions with reduced optical cost and propagation delay compared to the implementation of reversible boolean function using all optical reversible NAND gates (NAND logic based reversible gates are all optical Toffoli gate and all optical Peres gate). The optical cost of a reversible logic gate is defined as the number of MZI switches used in its all optical implementation. We illustrated the advantages of proposed all optical reversible NOR gates in terms of optical cost and delay by implementing the 13 standard boolean functions[19]. The 13 standard boolean functions proposed in [19] can represent all possible 256 combinations of three variable boolean functions. The paper is organized as follows: the basics of existing all optical reversible logic gates is presented in Section II; Section II illustrate the proposed all optical TNOR gate; Section IV illustrate the proposed all optical PNOR gate; The optical cost and delay analysis of proposed reversible NOR gates are discussed in Section V, while the conclusions are provided in Section VI /12 $ IEEE DOI /ISVLSI

2 II. BASICS OF ALL OPTICAL REVERSIBLE LOGIC The Mach-Zehnder interferometer (MZI) based optical switch is widely used to implement reversible logic gates [3], [17], [18], [20]. The design of all optical MZI switch is shown in Fig. 1(a). The all optical MZI switch can be designed using 2 Semiconductor optical amplifier (SOA-1, SOA-2) and two couplers(c-1, C-2). The operating principle of MZI based all optical switch can be explained as follows: In MZI switch, there are two inputs ports A and B and two output ports called as bar port and cross port, respectively as shown in Fig.1(a). At the input ports, the optical signal coming at port B is considered as the control signal (λ 2 ), and the optical signal coming at port A is considered as incoming signal( λ 1 ). The working of a MZI can be explained as: (i) when there is an incoming signal at port A and the control signal at port B then there is a light present at the output bar port and no light is present at the output cross port, (ii) in the absence of control signal at input port B and there is a incoming signal at input port A, then the outputs of MZI are switched and results in the presence of light at the output cross port and no light at the bar port. We consider no light or absence of light as the logic value 0. The above behavior of MZI based all optical switch can be written as boolean functions having inputs to outputs mapping as (A, B) to (P=AB, Q = A B), where A(incoming signal), B(control signal) are the inputs of MZI and P(Bar Port), Q(Cross Port) are the outputs of MZI, respectively. The block diagram of MZI based all optical switch is shown in Fig. 1(b). the optical cost and the delay (Δ) of MZI based all optical switch is considered as unity. generated at Q will be complement of input B that is Q= B. A Feynman gate can be implemented using 2 MZI based all optical switch, 2 beam combiner (BC) and 2 beam splitter (BS) in all optical reversible computing [3]. As the working of the beam combiner (BC) is to simply combines the optical beams while the beam splitter simply splits the beams into two optical beams, hence researchers do not consider them in the optical cost and the delay calculations [21], [22]. Figure 2(a) and 2(b) shows the block diagram and the all optical implementation of the Feynman gate. As the Feynman gate can be implemented using 2 MZI based optical switches thus the optical cost of Feynman gate is considered as 2. In the all optical implementation of the Feynman gate, two MZIs switches works in parallel thus the delay of the optical Feynman gate is considered as 1Δ. (a) Feynman gate (b) All optical implementation of the Feynman gate Fig. 2. Feynman gate and its all optical implementation (FG: Feynman gate, MZI: Mach-Zehnder Interferometer, BC: Beam Combiner, BS: Beam Splitter) (a) Semiconductor optical amplifier based Mach-Zehnder interferometer (SOA: Semiconductor Optical Amplifier, C: Coupler) Fig. 1. (b) Mach-Zehnder interferometer Mach-Zehnder interferometer (MZI) based all optical switch A. All optical Feynman gate The Feynman gate (FG) is a 2 inputs and 2 outputs reversible gate. It has the mapping (A, B) to (P=A, Q= A B) where A, B are the inputs and P, Q are the outputs, respectively. The Feynman is also referred as the Controlled- NOT gate (CNOT) as when the input A=1 then the output B. All Optical Toffoli Gate The Toffoli gate is a 3 inputs and 3 outputs reversible gate. The inputs to outputs mapping of a Toffoli gate is (A,B,C) to (P = A, Q = B, R = A.B C), where A, B, C are the inputs and P, Q, R are the outputs, respectively [3]. The Toffoli gate is one of the most popular reversible logic gate as it is known to be universal for implementing the reversible boolean logic. A Toffoli gate can works as a NAND gate when the value at input C=1. When C=1, the outputs of the Toffoli gate transform as P = A, Q = B, R = A.B 1=A.B. Figure 3(b) shows the Toffoli gate working as a NAND gate when the value of input signal C is set to one. An all optical Toffoli gate can be implemented using 3 MZI based all optical switches, 1 beam combiner (BC) and 4 beam splitters [3]. Figure 3(a) and Fig. 3(c) shows the block diagram and all optical implementation of Toffoli gate, respectively. The optical cost of Toffoli gate is considered as 3 as the Toffoli gate can be implemented using 3 MZI based all optical switches. The Toffoli gate has a delay 208

3 of 2Δ as two MZI switches out of three MZI switches work in parallel. (a) Peres gate (a) Toffoli gate (b) NAND gate implementation using Toffoli Gate (c) All optical implementation of the Toffoli gate (b) All optical implementation of the Peres gate Fig. 4. Peres gate and its all optical implementation (PG: Peres gate, MZI: Mach-Zehnder Interferometer, BC: Beam Combiner, BS: Beam Splitter) Fig. 3. Toffoli gate and its all optical implementation (TG: Toffoli gate, MZI: Mach-Zehnder Interferometer, BC: Beam Combiner, BS: Beam Splitter) C. All Optical Peres Gate The Peres gate is a 3x3 reversible logic gate with the inputs to outputs mapping as (A,B,C) to(p = A, Q = A B, R = A.B C), where A, B, C are the inputs and P, Q, R are the outputs respectively [18]. An all optical Peres gate can be implemented using 4 MZI based switches, 5 beam splitters (BS) and 3 beam combiners (BC). Figure 4(a) and Fig. 4(b) shows the block diagram and the all optical implementation of a Peres gate, respectively. The optical cost of Peres gate is considered as 4 as the all optical implementation of Peres gate requires 4 MZI based switches. The delay of Peres gate is 2Δ as two MZI switches works in parallel with the two other MZI switches. III. PROPOSED ALL OPTICAL TNOR GATE The proposed all optical TNOR gate can work as a replacement of existing NAND based all optical Toffoli gate. The TNOR gate can perform NOR based implementation of reversible boolean functions in optical computing domain with reduced optical cost and delay. The all optical TNOR gate is a 3x3 reversible logic gate having inputs to outputs mapping as (A, B, C)to(P = A, Q = B, R =(A+B) c),wherea,b,c are the inputs and P, Q, R are the outputs, respectively. Figure 5(a) and Fig. 5(c) show the block diagram and the all optical implementation of all optical TNOR gate, respectively. The truth table of all optical TNOR gate is shown in Table I. The all optical TNOR gate will work as a NOR gate when the value of input signal C is 1. When C=1, the outputs of the TNOR gate transforms as P = A, Q = B and R =(A+B) 1 =A + B. The all optical TNOR gate working as a NOR gate is shown in Fig. 5(b). The all optical TNOR gate can be implemented using 2 MZI based switches, 4 beam splitters (BS) and 2 beam combiners (BC). The optical cost of TNOR gate is considered as 2, since its optical implementation requires 2 MZI based switches. The all optical TNOR gate has delay of 1Δ as in its optical design two MZI switches works in parallel. TABLE I TRUTH TABLE OF ALL OPTICAL TNOR GATE A B C P = A Q = B R =(A + B) C IV. PROPOSED ALL OPTICAL PNOR GATE The proposed all optical PNOR gate is 3 inputs and 3 outputs optical reversible gate with the inputs to outputs mapping as (A,B,C) to(p = A, Q = A B, R =(A + B) C), where A, B, C are the inputs and P, Q, R are the outputs, respectively. The proposed all optical PNOR gate can be used as the replacement of existing NAND based all optical Peres gate. The truth table of all optical PNOR gate is shown in Table II. An all optical PNOR gate can be implemented using 4 MZI based switches, 7 beam splitters (BS) and 3 beam combiners (BC). Figure 6(a) and Fig. 6(b) show the block diagram and the all optical implementation of PNOR gate, respectively. The optical cost of PNOR gate is considered as 4 as its optical implementation requires 4 MZI based switches. The delay of all optical PNOR gate is 1Δ, as in its optical design four MZI switches works in parallel. 209

4 (a) All optical TNOR gate (b) NOR gate implementation using TNOR Gate (c) All optical implementation of the TNOR gate (a) PNOR gate Fig. 5. TNOR gate and its all optical implementation (TNORG: TNOR gate, MZI: Mach-Zehnder Interferometer, BC: Beam Combiner, BS: Beam Splitter) TABLE II TRUTH TABLE OF ALL OPTICAL PNOR GATE A B C P = A Q = A B R =(A + B) C V. OPTICAL COST AND DELAY ANALYSIS OF REVERSIBLE NOR GATES The proposed all optical TNOR gate and all optical PNOR gate can provide NOR based implementation of reversible boolean functions. In the existing literature, the all optical Toffoli gate and all optical Peres are used for NAND based implementation of reversible boolean functions. The proposed all optical reversible NOR gates have advantages compared to the existing all optical reversible NAND gates in terms of optical cost and delay. The Table III shows the optical cost and delay analysis of existing all optical reversible NAND gates and the proposed all optical reversible NOR gates. The proposed all optical TNOR gate (Optical cost=2, Delay=1Δ) has reduced optical cost and delay compared to the existing all optical Toffoli gate that has optical cost of 3 and delay of 2Δ. The proposed PNOR gate (Optical cost=4, Delay=1Δ) which is the NOR logic based counterpart of the Peres gate (Optical cost=4, Delay=3Δ) shows the significant reduction in delay with the same optical cost. In the existing literature, researchers have proposed 13 standard boolean functions that can represent all 256 possible combinations of three variable boolean function[19]. To illustrate the advantages of proposed all optical reversible (b) All optical implementation of the PNOR gate Fig. 6. PNOR gate and its all optical implementation (PNORG: PNOR gate, MZI: Mach-Zehnder Interferometer, BC: Beam Combiner, BS: Beam Splitter) TABLE III OPTICAL COST AND DELAY OF ALL OPTICAL REVERSIBLE NAND LOGIC GATES AND PROPOSED ALL OPTICAL REVERSIBLE NOR LOGIC GATES Optical Cost Delay Feynman Gate [3] 2 1Δ Toffoli Gate [3] 3 2Δ Peres Gate [18] 4 2Δ Proposed TNOR Gate 2 1Δ Proposed PNOR Gate 4 1Δ NOR gates in terms of optical cost and delay, 13 standard boolean functions are implemented using the proposed gates as well as the existing all optical reversible NAND gates. The comparison study is shown in Table IV. The table IV provides the optical cost and delay analysis of all 13 standard boolean functions using (i) existing reversible NAND logic gates (all optical Toffoli gate), (ii) proposed all optical reversible NOR gates (all optical TNOR gate), (iii) using existing and proposed all optical reversible logic gates (all optical Toffoli gate and proposed all optical TNOR gate). The implementation of 13 standard boolean functions using proposed all optical TNOR gates has 20.57% improvement in terms of total optical cost, and 50.52% improvement in terms of total delay compared to the implementation using existing all optical Toffoli gate. The improvement using the combination of all optical Toffoli gate and the proposed all optical TNOR gate shows the 37.32% improvement in terms of optical cost and 26.80% improvement 210

5 in terms of delay compared to the implementation using only all optical Toffoli gate. For illustration purpose, implementation of a complex standard boolean function no. 13 F 13 = ABC + Ā BC + A B C + ĀB C is shown in Fig. 7. Fig. 7(a) shows the NAND based implementation of standard boolean function no. 13 using existing all optical Toffoli gate, where the all optical Feynman gates are used to generate the copy of inputs and complementing the inputs. The all optical implementation shown in Fig. 7(a) requires 3 all optical Feynman gates and 11 all optical Toffoli gates. The optical cost of NAND based implementation of standard function F 13 = ABC + Ā BC + A B C + ĀB C using existing all optical Toffoli gate and all optical Feynman gate can be computed as Optical Cost(TG) (F 13 )= Optical cost of Feynman gate * No. of all optical Feynman gate + Optical cost of all optical Toffoli gate * Optical cost of Toffoli gate = 3*2+11*3=39. The delay of all optical implementation of function no. 13 can be computed as 11Δ. The NOR based all optical implementation of function no. 13 using the proposed all optical TNOR gate is shown in Fig. 7(b). The all optical implementation shown in Fig. 7(b) requires 3 all optical Feynman gates and 11 proposed all optical TNOR gates. The optical cost of implementation using proposed all optical TNOR gate can be computed as Optical Cost(TNORG) (F 13 )= 3*2+11*2=28. The implementation using existing all optical TNOR gate has delay of 6Δ. The all optical implementation of standard boolean function no. 13 using the combination of all optical Toffoli gate and the proposed all optical TNOR gate is shown in Fig.7(c). Here the combination of all optical Toffoli gate and proposed all optical TNOR gate represents that 1) At the appropriate places to realize the NAND functions the all optical Toffoli gate will be used and 2) At the appropriate places to realize the NOR functions the proposed all optical TNOR gate will be used. Fig.7(c) requires 4 all optical Toffoli gates and 6 proposed all optical TNOR gates. The optical cost of standard boolean function implemented using combination of all optical Toffoli gate and proposed all optical TNOR gate can be computed as Optical Cost(TG+TNORG) (F 13 )= 4*3+6*2=24. From Fig.7(c), the delay can be computed as 11Δ. The all optical implementation of standard boolean function no. 13 (F 13 = ABC +Ā BC +A B C +ĀB C) using proposed all optical TNOR gate (Optical cost =28, Delay = 6Δ) has significant reduction in terms of optical cost and delay compared to the all implementation using existing all optical Toffoli gate (Optical cost =39, Delay = 11Δ). Also the all optical implementation using combination of all optical Toffoli gate and proposed all optical TNOR gate (Optical cost =24, Delay = 11Δ) shows the significant improvement in terms of optical cost compared to the all optical implementation using only the existing all optical Toffoli gate (Optical cost =39, Delay = 11Δ). In all optical reversible domain the all optical Peres gate does not have the minimal optical cost among existing 3X3 all optical reversible gates, thus the comparison study of implementation using all optical Peres gate is not shown in this work. (a) All optical implementation using existing all optical Toffoli gate (b) All optical implementation using proposed all optical TNOR gate (c) All optical implementation using existing all optical Toffoli gate and proposed all optical TNOR gate Fig. 7. All optical implementation of standard boolean function no. 13 (F = ABC + Ā BC + A B C + ĀB C) VI. CONCLUSION In this work, we have proposed two new all optical reversible NOR gates for NOR based implementation of reversible boolean functions. The first all optical TNOR gate can work as a replacement for existing all optical Toffoli gate, while the second all optical PNOR gate can work as a replacement of all optical Peres gate. It is illustrated that the proposed all optical reversible NOR gates have significant advantages over existing reversible NAND gates in terms of optical cost and delay. Thus, the proposed new optical reversible NOR gates can be beneficial for minimizing the optical cost and delay of the optical reversible circuits. All the optical reversible gates are functionally verified at the logic level using Verilog HDL. This is done by creating a Verilog library of Mach-Zehnder interferometer, beam combiner and beam splitter. In conclusion, this work advances the state of the art of reversible optical circuits by providing NOR logic based reversible gates as an alternative to NAND logic based reversible gates. REFERENCES [1] M. A. Nielsen and I. L. Chuang, Quantum Computation and Quantum Information. New York: Cambridge Univ. Press, [2] X. Ma, J. Huang, C. Metra, F.Lombardi, Reversible gates and testability of one dimensional arrays of molecular QCA, J. Elect. Testing, vol. 24, no. 1-3, pp , jan

6 TABLE IV OPTICAL COST AND DELAY ANALYSIS OF REVERSIBLE NOR LOGIC GATES BY IMPLEMENTING 13 STANDARD BOOLEAN FUNCTIONS Implementation using Implementation using Implementation using all Function No. Standard Function all optical proposed all optical optical Toffoli gate and Toffoli gate TNOR gate proposed all optical TNOR gate Optical Cost Delay Optical Cost Delay Optical Cost Delay 1 F = ABC 6 4Δ 10 3Δ 6 4Δ 2 F = AB 3 2Δ 6 2Δ 3 2Δ 3 F = ABC + A B C 19 10Δ 16 5Δ 12 6Δ 4 F = ABC + Ā B C 21 9Δ 16 5Δ 12 6Δ 5 F = AB + BC 9 6Δ 6 2Δ 5 3Δ 6 F = AB + Ā BC 16 9Δ 14 4Δ 10 6Δ 7 F = ABC + ĀB C + A B C 30 15Δ 20 6Δ 20 12Δ 8 F = A 3 2Δ 2 1Δ 2 1Δ 9 F = AB + BC + AC 15 10Δ 14 4Δ 10 6Δ 10 F = AB + BC 11 5Δ 12 3Δ 9 5Δ 11 F = AB + BC + Ā B C 24 9Δ 12 4Δ 11 5Δ 12 F = AB + Ā B 13 5Δ 10 3Δ 7 4Δ 13 F = ABC + Ā BC + A B C + ĀB C 39 11Δ 28 6Δ 24 11Δ Total Δ Δ Δ % improvement w.r.t. implementation using existing all optical Toffoli gate 20.57% 50.52% 37.32% 26.80% [3] C. Taraphdara, T. Chattopadhyay, and J. Roy, Mach-zehnder interferometer-based all-optical reversible logic gate, Optics and Laser Technology, vol. 42, no. 2, pp , [4] B. Parhami, Fault-tolerant reversible circuits, in Proc. 40th Asilomar Conf. Signals, Systems, and Computers, Pacific Grove, CA, Nov. 2006, pp [5] X. Ma, J. Huang, C. Metra, F.Lombardi, Detecting multiple faults in one-dimensional arrays of reversible qca gates, J. Elect. Testing, vol. 25, no. 1, pp , Feb [6] H. Thapliyal, Design, synthesis and test of reversible logic circuits for emerging nanotechnologies, Ph.D. dissertation, Univ. of South Florida, Tampa, [Online]. Available: [7] S. Kotiyal, Design methodologies for reversible logic based barrel shifters, Master s thesis, Univ. of South Florida, Tampa, [Online]. Available: [8] L.Chang, D.J. Frank,R.K. Montoye, S.J. Koester, B.L. Ji, P.W. Coteus, R.H. Dennard, W.Haensch, Practical strategies for power-efficient computing technologies, Proc. of the IEEE, vol. 98, no. 2, pp , Feb [9] M. Frank, Approaching the physical limits of computing, in Proc. ISMVL 2005, The Thirty-Fifth International Symposium on Multiple- Valued Logic, Calgary, Canada, May 2005, pp [10] H. Thapliyal, N. Ranganathan, and S. Kotiyal, Design of testable reversible sequential circuits, IEEE Transactions on Very Large Scale Integration Systems (TVLSI), [11] E. Fredkin and T. Toffoli, Conservative logic, International J. Theor. Physics, vol. 21, pp , [12] Y. Huang and P. Kumar, Fredkin gates in χ(2) microdisks via quantum zeno blockade, in Nonlinear Optics: Materials, Fundamentals and Applications. Optical Society of America, 2011, p. NWE1. [13], Interaction-free quantum optical fredkin gates in χ (2) microdisks, Selected Topics in Quantum Electronics, IEEE Journal of, vol. PP, no. 99, pp. 1 12, [14] N. Kostinski, M. P. Fok, and P. R. Prucnal, Experimental demonstration of an all-optical fiber-based fredkin gate, Opt. Lett., vol. 34, no. 18, pp , Sep [15] A. Banerjee and A. Pathak, Optically implementable designs of reversible sequential devices, Indian Journal of Physics, vol. 84, pp , [16] S. Kotiyal, H. Thapliyal, and N. Ranganathan, Mach-zehnder interferometer based design of all optical reversible binary adder, in Design, Automation Test in Europe Conference Exhibition (DATE), 2012, march 2012, pp [17] T. Chattopadhyay, All-optical modified fredkin gate, Selected Topics in Quantum Electronics, IEEE Journal of, vol. PP, no. 99, pp. 1 8, [18] G. K. Maity, J. N. Roy, and S. P. Maity, Mach-zehnder interferometer based all-optical peres gate, in Advances in Computing and Communications, ser. Communications in Computer and Information Science, A. Abraham, J. L. Mauri, J. F. Buford, J. Suzuki, and S. M. Thampi, Eds. Springer Berlin Heidelberg, 2011, vol. 192, pp [19] R. Zhang, K. Walus, W. Wang, and G. Jullien, A method of majority logic reduction for quantum cellular automata, Nanotechnology, IEEE Transactions on, vol. 3, no. 4, pp , dec [20] G. Maity, T. Chattopadhyay, J. Roy, and S. Maity, All-optical reversible multiplexer, in Computers and Devices for Communication, CODEC th International Conference on, dec. 2009, pp [21] A. K. Cherri and A. S. Al-Zayed, Circuit designs of ultra-fast all-optical modified signed-digit adders using semiconductor optical amplifier and mach-zehnder interferometer, Optik - International Journal for Light and Electron Optics, vol. 121, no. 17, pp , [22] A. Al-Zayed and A. Cherri, Improved all-optical modified signeddigit adders using semiconductor optical amplifier and mach-zehnder interferometer, Optics &; Laser Technology, vol. 42, no. 5, pp ,

A Novel Implementation of Reversible Multiplexer Design Using MZI

A Novel Implementation of Reversible Multiplexer Design Using MZI A Novel Implementation of Reversible Multiplexer Design Using MZI Abstract: Atluri Sarath Raja M.Tech, Usha Rama Engineering College, Telaprolu, Vijayawada, Andhra Pradesh. Reversible logic; transforms

More information

Robust Reversible Multiplexer Design using. Mach-Zehnder Interferometer

Robust Reversible Multiplexer Design using. Mach-Zehnder Interferometer Robust Reversible Multiplexer Design using Mach-Zehnder Interferometer M.Zaheer Ahmed #1, S.Md.Imran Ali #2, P.Nagashyam #3,T.S.D.V.Subbarao #4 # Assistant Professor, # Assitant Professor, # UG student,

More information

Implementation of Optical Reversible Multiplexer Using Mach-Zehnder Interferometer

Implementation of Optical Reversible Multiplexer Using Mach-Zehnder Interferometer Implementation of Optical Reversible Multiplexer Using Mach-Zehnder Interferometer Nuwairah Abdul Azeez M.Tech, Jyothishmati Institute of Technology & Science, Karimnagar, Telangana. Abstract: With the

More information

MZI Implementation of Reversible Logic Gates, Multiplexers, Standard Functions and CLA Using Verilog HDL

MZI Implementation of Reversible Logic Gates, Multiplexers, Standard Functions and CLA Using Verilog HDL MZI Implementation of Reversible Logic Gates, Multiplexers, Standard Functions and CLA Using Verilog HDL Mr.Rama Krishna A M-Tech Student, Department of ECE, Godavari Institute of Engineering and Technology,

More information

All Optical Reversible Multiplexer Design using Mach-Zehnder Interferometer

All Optical Reversible Multiplexer Design using Mach-Zehnder Interferometer 214 27th International onference on VLI Design and 214 13th International onference on Embedded ystems ll Optical Reversible Multiplexer Design using Mach-Zehnder Interferometer Kamalika Datta Indranil

More information

Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder

Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder Syeda Mohtashima Siddiqui M.Tech (VLSI & Embedded Systems) Department of ECE G Pulla Reddy Engineering College (Autonomous)

More information

Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format

Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format Himanshu Thapliyal, Saurabh Kotiyal and M.B Srinivas Center for VLSI and Embedded System Technologies, International Institute

More information

Introduction. M Krishna* et al. ISSN: [IJESAT] [International Journal of Engineering Science & Advanced Technology]

Introduction. M Krishna* et al. ISSN: [IJESAT] [International Journal of Engineering Science & Advanced Technology] Electronic Model of Human Brain using Verilog M.Krishna 1 M. umarani 2 1 & 2: Assistant Professor,Department of ECE,Geethanjali College of Engineering and Technology Abstract: Reversible logic has become

More information

Design And Development of Efficient Reversible Floating Point Arithmetic unit

Design And Development of Efficient Reversible Floating Point Arithmetic unit 2015 Fifth International Conference on Communication Systems and Network Technologies Design And Development of Efficient Reversible Floating Point Arithmetic unit Jenil Jain Electronics Engineering Department,

More information

Simulation of Simultaneous All Optical Clock Extraction and Demultiplexing for OTDM Packet Signal Using a SMZ Switch

Simulation of Simultaneous All Optical Clock Extraction and Demultiplexing for OTDM Packet Signal Using a SMZ Switch Simulation of Simultaneous All Optical Clock Extraction and Demultiplexing for OTDM Packet Signal Using a SMZ Switch R. Ngah, and Z. Ghassemlooy, Northumbria University, United Kingdom Abstract In this

More information

Ultrafast photonic packet switching with optical control

Ultrafast photonic packet switching with optical control Ultrafast photonic packet switching with optical control Ivan Glesk, Koo I. Kang, and Paul R. Prucnal Department of Electrical Engineering, Princeton University, Princeton, NJ 8544 glesk@ee.princeton.edu

More information

An Efficient Hybrid Parallel Prefix Adders for Reverse Converters using QCA Technology

An Efficient Hybrid Parallel Prefix Adders for Reverse Converters using QCA Technology An Efficient Hybrid Parallel Prefix Adders for Reverse Converters using QCA Technology N. Chandini M.Tech student Scholar Dept.of ECE AITAM B. Chinna Rao Associate Professor Dept.of ECE AITAM A. Jaya Laxmi

More information

Design and Implementation of CVNS Based Low Power 64-Bit Adder

Design and Implementation of CVNS Based Low Power 64-Bit Adder Design and Implementation of CVNS Based Low Power 64-Bit Adder Ch.Vijay Kumar Department of ECE Embedded Systems & VLSI Design Vishakhapatnam, India Sri.Sagara Pandu Department of ECE Embedded Systems

More information

Simulation of an all Optical Time Division Multiplexing Router Employing TOADs.

Simulation of an all Optical Time Division Multiplexing Router Employing TOADs. Simulation of an all Optical Time Division Multiplexing Router Employing TOADs. Razali Ngah a, Zabih Ghassemlooy a, Graham Swift a, Tahir Ahmad b and Peter Ball c a Optical Communications Research Group,

More information

Design of Low Power Digital CMOS Comparator

Design of Low Power Digital CMOS Comparator Design of Low Power Digital CMOS Comparator 1 A. Ramesh, 2 A.N.P.S Gupta, 3 D.Raghava Reddy 1 Student of LSI&ES, 2 Assistant Professor, 3 Associate Professor E.C.E Department, Narasaraopeta Institute of

More information

Design And Implementation Of Reversible Logic Alu With 4 Operations

Design And Implementation Of Reversible Logic Alu With 4 Operations IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p-ISSN: 2278-8735 PP 55-59 www.iosrjournals.org Design And Implementation Of Reversible Logic Alu With 4 Operations

More information

A Novel Carry-look ahead approach to an Unified BCD and Binary Adder/Subtractor

A Novel Carry-look ahead approach to an Unified BCD and Binary Adder/Subtractor A Novel Carry-look ahead approach to an Unified BCD and Binary Adder/Subtractor Abstract Increasing prominence of commercial, financial and internet-based applications, which process decimal data, there

More information

Parallel Optimization of a Reversible (Quantum) Ripple-Carry Adder

Parallel Optimization of a Reversible (Quantum) Ripple-Carry Adder Parallel Optimization of a Reversible (Quantum) Ripple-Carry Adder Michael Kirkedal Thomsen Holger Bock Axelsen Department of Computer Science, DIKU, University of Copenhagen UC 28 Overview The end of

More information

Software Implementation of Break-Up Algorithm for Logic Minimization

Software Implementation of Break-Up Algorithm for Logic Minimization vol. 2, no. 6. 2, pp. 141-145, 2017 DOI: https://doi.org/10.24999/ijoaem/02060034 Software Implementation of Break-Up Algorithm for Logic Minimization Koustuvmoni Bharadwaj and Sahadev Roy Abstract In

More information

An efficient greedy algorithm to create adaptive trees for fault localization in binary reversible circuits

An efficient greedy algorithm to create adaptive trees for fault localization in binary reversible circuits An efficient greedy algorithm to create adaptive trees for fault localization in binary reversible circuits Kavitha Ramasamy, Radhika Tagare, Ed erkins and Marek erkowski Department of Electrical and Computer

More information

Simulation of an all Optical Time Division Multiplexing Router Employing Symmetric Mach-Zehnder (SMZ)

Simulation of an all Optical Time Division Multiplexing Router Employing Symmetric Mach-Zehnder (SMZ) Simulation of an all Optical Time Division Multiplexing Router Employing Symmetric Mach-Zehnder (SMZ) Razali Ngah, Zabih Ghassemlooy, and Graham Swift Optical Communications Research Group, School of Engineering,

More information

Prachi Sharma 1, Rama Laxmi 2, Arun Kumar Mishra 3 1 Student, 2,3 Assistant Professor, EC Department, Bhabha College of Engineering

Prachi Sharma 1, Rama Laxmi 2, Arun Kumar Mishra 3 1 Student, 2,3 Assistant Professor, EC Department, Bhabha College of Engineering A Review: Design of 16 bit Arithmetic and Logical unit using Vivado 14.7 and Implementation on Basys 3 FPGA Board Prachi Sharma 1, Rama Laxmi 2, Arun Kumar Mishra 3 1 Student, 2,3 Assistant Professor,

More information

Logic Gates and Boolean Algebra ENT263

Logic Gates and Boolean Algebra ENT263 Logic Gates and Boolean Algebra ENT263 Logic Gates and Boolean Algebra Now that we understand the concept of binary numbers, we will study ways of describing how systems using binary logic levels make

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

More information

VLSI ARCHITECTURE FOR NANO WIRE BASED ADVANCED ENCRYPTION STANDARD (AES) WITH THE EFFICIENT MULTIPLICATIVE INVERSE UNIT

VLSI ARCHITECTURE FOR NANO WIRE BASED ADVANCED ENCRYPTION STANDARD (AES) WITH THE EFFICIENT MULTIPLICATIVE INVERSE UNIT VLSI ARCHITECTURE FOR NANO WIRE BASED ADVANCED ENCRYPTION STANDARD (AES) WITH THE EFFICIENT MULTIPLICATIVE INVERSE UNIT K.Sandyarani 1 and P. Nirmal Kumar 2 1 Research Scholar, Department of ECE, Sathyabama

More information

Reconfigurable Spintronic Fabric using Domain Wall Devices

Reconfigurable Spintronic Fabric using Domain Wall Devices Reconfigurable Spintronic Fabric using Domain Wall Devices Ronald F. DeMara, Ramtin Zand, Arman Roohi, Soheil Salehi, and Steven Pyle Department of Electrical and Computer Engineering University of Central

More information

Exact Template Matching using Graphs

Exact Template Matching using Graphs Exact Template Matching using Graphs by Md. Mazder Rahman, Gerhard W. Dueck, and Joe Horton TR 13-224, April, 2013 Faculty of Computer Science University of New Brunswick Fredericton, NB, E3B 5A3 Canada

More information

Week 7: Assignment Solutions

Week 7: Assignment Solutions Week 7: Assignment Solutions 1. In 6-bit 2 s complement representation, when we subtract the decimal number +6 from +3, the result (in binary) will be: a. 111101 b. 000011 c. 100011 d. 111110 Correct answer

More information

High Speed Multiplication Using BCD Codes For DSP Applications

High Speed Multiplication Using BCD Codes For DSP Applications High Speed Multiplication Using BCD Codes For DSP Applications Balasundaram 1, Dr. R. Vijayabhasker 2 PG Scholar, Dept. Electronics & Communication Engineering, Anna University Regional Centre, Coimbatore,

More information

FPGA Implementation of Efficient Carry-Select Adder Using Verilog HDL

FPGA Implementation of Efficient Carry-Select Adder Using Verilog HDL FPGA Implementation of Efficient Carry-Select Adder Using Verilog HDL Abstract: Lingappagari Raju M.Tech, VLSI & Embedded Systems, SR International Institute of Technology. Carry Select Adder (CSLA) is

More information

Lecture (05) Boolean Algebra and Logic Gates

Lecture (05) Boolean Algebra and Logic Gates Lecture (05) Boolean Algebra and Logic Gates By: Dr. Ahmed ElShafee ١ Minterms and Maxterms consider two binary variables x and y combined with an AND operation. Since eachv ariable may appear in either

More information

OPTIMIZING THE POWER USING FUSED ADD MULTIPLIER

OPTIMIZING THE POWER USING FUSED ADD MULTIPLIER Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 11, November 2014,

More information

AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES

AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES S. SRINIVAS KUMAR *, R.BASAVARAJU ** * PG Scholar, Electronics and Communication Engineering, CRIT

More information

Recitation Session 6

Recitation Session 6 Recitation Session 6 CSE341 Computer Organization University at Buffalo radhakri@buffalo.edu March 11, 2016 CSE341 Computer Organization Recitation Session 6 1/26 Recitation Session Outline 1 Overview

More information

[Sahu* et al., 5(7): July, 2016] ISSN: IC Value: 3.00 Impact Factor: 4.116

[Sahu* et al., 5(7): July, 2016] ISSN: IC Value: 3.00 Impact Factor: 4.116 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY SPAA AWARE ERROR TOLERANT 32 BIT ARITHMETIC AND LOGICAL UNIT FOR GRAPHICS PROCESSOR UNIT Kaushal Kumar Sahu*, Nitin Jain Department

More information

QUESTION BANK FOR TEST

QUESTION BANK FOR TEST CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice

More information

New generation integrated photonic systems-on-chip enabling Tb/scapacity

New generation integrated photonic systems-on-chip enabling Tb/scapacity New generation integrated photonic systems-on-chip enabling Tb/scapacity Photonic Routers (Invited) Leontios Stampoulidis, Efstratios Kehayas, Panagiotis Zakynthinos, Dimitrios Apostolopoulos, Dimitrios

More information

Design & Analysis of 16 bit RISC Processor Using low Power Pipelining

Design & Analysis of 16 bit RISC Processor Using low Power Pipelining International OPEN ACCESS Journal ISSN: 2249-6645 Of Modern Engineering Research (IJMER) Design & Analysis of 16 bit RISC Processor Using low Power Pipelining Yedla Venkanna 148R1D5710 Branch: VLSI ABSTRACT:-

More information

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.E., - COMMUNICATION SYSTEMS FIRST YEAR / FIRST SEMESTER - BATCH: 2014-2016 CU7103 OPTICAL NETWORKS 1 SYLLABUS CU7103 OPTICAL NETWORKS L T P C 3

More information

Design of Delay Efficient Carry Save Adder

Design of Delay Efficient Carry Save Adder Design of Delay Efficient Carry Save Adder K. Deepthi Assistant Professor,M.Tech., Department of ECE MIC College of technology Vijayawada, India M.Jayasree (PG scholar) Department of ECE MIC College of

More information

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

More information

A New Architecture of High Performance WG Stream Cipher

A New Architecture of High Performance WG Stream Cipher A New Architecture of High Performance WG Stream Cipher Grace Mary S. 1, Abhila R. Krishna 2 1 P G Scholar, VLSI and Embedded Systems, Department of ECE T K M Institute of Technology, Kollam, India 2 Assistant

More information

TESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS

TESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS TESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS Navaneetha Velammal M. 1, Nirmal Kumar P. 2 and Getzie Prija A. 1 1 Department of Electronics and Communications

More information

A General Sign Bit Error Correction Scheme for Approximate Adders

A General Sign Bit Error Correction Scheme for Approximate Adders A General Sign Bit Error Correction Scheme for Approximate Adders Rui Zhou and Weikang Qian University of Michigan-Shanghai Jiao Tong University Joint Institute Shanghai Jiao Tong University, Shanghai,

More information

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD

More information

A Novel Design of 32 Bit Unsigned Multiplier Using Modified CSLA

A Novel Design of 32 Bit Unsigned Multiplier Using Modified CSLA A Novel Design of 32 Bit Unsigned Multiplier Using Modified CSLA Chandana Pittala 1, Devadas Matta 2 PG Scholar.VLSI System Design 1, Asst. Prof. ECE Dept. 2, Vaagdevi College of Engineering,Warangal,India.

More information

Breakup Algorithm for Switching Circuit Simplifications

Breakup Algorithm for Switching Circuit Simplifications , No.1, PP. 1-11, 2016 Received on: 22.10.2016 Revised on: 27.11.2016 Breakup Algorithm for Switching Circuit Simplifications Sahadev Roy Dept. of ECE, NIT Arunachal Pradesh, Yupia, 791112, India e-mail:sdr.ece@nitap.in

More information

INTEREST in reversible logic is motivated by its applications

INTEREST in reversible logic is motivated by its applications IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL 24, NO 6, JUNE 2005 807 Toffoli Network Synthesis With Templates Dmitri Maslov, Gerhard W Dueck, Member, IEEE, and D Michael

More information

Reversible Logic Synthesis with Minimal Usage of Ancilla Bits. Siyao Xu

Reversible Logic Synthesis with Minimal Usage of Ancilla Bits. Siyao Xu Reversible Logic Synthesis with Minimal Usage of Ancilla Bits by Siyao Xu Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements for the degree

More information

MULTICAST CONNECTION CAPACITY OF WDM SWITCHING NETWORKS WITHOUT WAVELENGTH CONVERSION

MULTICAST CONNECTION CAPACITY OF WDM SWITCHING NETWORKS WITHOUT WAVELENGTH CONVERSION MULTICAST CONNECTION CAPACITY OF WDM SWITCHING NETWORKS WITHOUT WAVELENGTH CONVERSION B. CHIDHAMBARARAJAN a,1 K.KALAMANI a,2 N. NAGARAJAN b,2 S.K.SRIVATSA a,3 Department of Electronics and Communication

More information

A 256-Radix Crossbar Switch Using Mux-Matrix-Mux Folded-Clos Topology

A 256-Radix Crossbar Switch Using Mux-Matrix-Mux Folded-Clos Topology http://dx.doi.org/10.5573/jsts.014.14.6.760 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.6, DECEMBER, 014 A 56-Radix Crossbar Switch Using Mux-Matrix-Mux Folded-Clos Topology Sung-Joon Lee

More information

EFFICIENT DESIGN OF COMPUTATIONAL SYSTEM USING REVERSIBLE LOGIC ON FPGA

EFFICIENT DESIGN OF COMPUTATIONAL SYSTEM USING REVERSIBLE LOGIC ON FPGA Indian Streams Research Journal ORIGINAL ARTICLE ISSN:-2230-7850 EFFICIENT DESIGN OF COMPUTATIONAL SYSTEM USING REVERSIBLE LOGIC ON FPGA Nitin B. Kodam and P. C. Bhaskar Mtech Student, Electronics Technology,

More information

VLSI DESIGN (ELECTIVE-I) Question Bank Unit I

VLSI DESIGN (ELECTIVE-I) Question Bank Unit I VLSI DESIGN (ELECTIVE-I) Question Bank Unit I B.E (E&C) NOV-DEC 2008 1) If A & B are two unsigned variables, with A = 1100 and B = 1001, find the values of following expressions. i. (A and B) ii. (A ^

More information

Optical node with time-space-and-wavelength. domain contention resolution, deflection and dropping. dropping capability

Optical node with time-space-and-wavelength. domain contention resolution, deflection and dropping. dropping capability Optical node with time-space-and-wavelength domain contention resolution, deflection and dropping capability J.J. Vegas Olmos 1, N. Chi 2, G. Zervas 3, D. Simeonidou 3, S. Yu 2, I. Tafur Monroy 1, and

More information

Performance of Constant Addition Using Enhanced Flagged Binary Adder

Performance of Constant Addition Using Enhanced Flagged Binary Adder Performance of Constant Addition Using Enhanced Flagged Binary Adder Sangeetha A UG Student, Department of Electronics and Communication Engineering Bannari Amman Institute of Technology, Sathyamangalam,

More information

Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture 01 Introduction Welcome to the course on Hardware

More information

LOW POWER SRAM CELL WITH IMPROVED RESPONSE

LOW POWER SRAM CELL WITH IMPROVED RESPONSE LOW POWER SRAM CELL WITH IMPROVED RESPONSE Anant Anand Singh 1, A. Choubey 2, Raj Kumar Maddheshiya 3 1 M.tech Scholar, Electronics and Communication Engineering Department, National Institute of Technology,

More information

Carry Select Adder with High Speed and Power Efficiency

Carry Select Adder with High Speed and Power Efficiency International OPEN ACCESS Journal ISSN: 2249-6645 Of Modern Engineering Research (IJMER) Carry Select Adder with High Speed and Power Efficiency V P C Reddy, Chenchela V K Reddy 2, V Ravindra Reddy 3 (ECE

More information

the main limitations of the work is that wiring increases with 1. INTRODUCTION

the main limitations of the work is that wiring increases with 1. INTRODUCTION Design of Low Power Speculative Han-Carlson Adder S.Sangeetha II ME - VLSI Design, Akshaya College of Engineering and Technology, Coimbatore sangeethasoctober@gmail.com S.Kamatchi Assistant Professor,

More information

www.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012--DIGITAL

More information

Fused Floating Point Arithmetic Unit for Radix 2 FFT Implementation

Fused Floating Point Arithmetic Unit for Radix 2 FFT Implementation IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 2, Ver. I (Mar. -Apr. 2016), PP 58-65 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Fused Floating Point Arithmetic

More information

CALCULATION OF POWER CONSUMPTION IN 7 TRANSISTOR SRAM CELL USING CADENCE TOOL

CALCULATION OF POWER CONSUMPTION IN 7 TRANSISTOR SRAM CELL USING CADENCE TOOL CALCULATION OF POWER CONSUMPTION IN 7 TRANSISTOR SRAM CELL USING CADENCE TOOL Shyam Akashe 1, Ankit Srivastava 2, Sanjay Sharma 3 1 Research Scholar, Deptt. of Electronics & Comm. Engg., Thapar Univ.,

More information

A Low Power 32 Bit CMOS ROM Using a Novel ATD Circuit

A Low Power 32 Bit CMOS ROM Using a Novel ATD Circuit International Journal of Electrical and Computer Engineering (IJECE) Vol. 3, No. 4, August 2013, pp. 509~515 ISSN: 2088-8708 509 A Low Power 32 Bit CMOS ROM Using a Novel ATD Circuit Sidhant Kukrety*,

More information

DESIGN & PERFORMANCE ANALYSIS OF 16 BIT RAM USING QCA TECHNOLOGY Sunita Rani 1, Naresh Kumar 2, Rashmi Chawla 3 1

DESIGN & PERFORMANCE ANALYSIS OF 16 BIT RAM USING QCA TECHNOLOGY Sunita Rani 1, Naresh Kumar 2, Rashmi Chawla 3 1 DESIGN & PERFMANCE ANALYSIS OF 16 BIT RAM USING QCA TECHNOLOGY Sunita Rani 1, Naresh Kumar 2, Rashmi Chawla 3 1 Deptt.of Electronics & Communication Engg., BPSMV, Khanpur Kalan, Sonepat, Haryana, India

More information

International Journal of Scientific & Engineering Research, Volume 5, Issue 2, February ISSN

International Journal of Scientific & Engineering Research, Volume 5, Issue 2, February ISSN International Journal of Scientific & Engineering Research, Volume 5, Issue 2, February-2014 938 LOW POWER SRAM ARCHITECTURE AT DEEP SUBMICRON CMOS TECHNOLOGY T.SANKARARAO STUDENT OF GITAS, S.SEKHAR DILEEP

More information

II. MOTIVATION AND IMPLEMENTATION

II. MOTIVATION AND IMPLEMENTATION An Efficient Design of Modified Booth Recoder for Fused Add-Multiply operator Dhanalakshmi.G Applied Electronics PSN College of Engineering and Technology Tirunelveli dhanamgovind20@gmail.com Prof.V.Gopi

More information

Hours / 100 Marks Seat No.

Hours / 100 Marks Seat No. 17333 13141 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Illustrate your answers with neat sketches wherever necessary. (4)

More information

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER Boolean Algebra BME28 Logic Circuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com 5 Boolean Algebra /2 A set of elements B There exist at least two elements x, y B s. t. x y Binary operators: +

More information

DESIGN AND PERFORMANCE ANALYSIS OF CARRY SELECT ADDER

DESIGN AND PERFORMANCE ANALYSIS OF CARRY SELECT ADDER DESIGN AND PERFORMANCE ANALYSIS OF CARRY SELECT ADDER Bhuvaneswaran.M 1, Elamathi.K 2 Assistant Professor, Muthayammal Engineering college, Rasipuram, Tamil Nadu, India 1 Assistant Professor, Muthayammal

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

More information

A technique for designing self-checking state machines with low power consumption

A technique for designing self-checking state machines with low power consumption A technique for designing self-checking state machines with low power consumption P. K. Lala 1 Abstract This paper presents a state assignment technique for on-line detection of a single bit error or a

More information

DETECTION AND ELIMINATION OF NON-TRIVIAL REVERSIBLE IDENTITIES

DETECTION AND ELIMINATION OF NON-TRIVIAL REVERSIBLE IDENTITIES DETECTION AND ELIMINATION OF NON-TRIVIAL REVERSIBLE IDENTITIES Ahmed Younes Department of Mathematics and Computer Science, Faculty of Science, Alexandria University, Alexandria, Egypt ayounes2@yahoo.com

More information

ReLoS. (known as RMRLS in the literature) Reversible Logic Synthesizer. Pallav Gupta James Donald August 27, 2007 Version 0.2

ReLoS. (known as RMRLS in the literature) Reversible Logic Synthesizer. Pallav Gupta James Donald August 27, 2007 Version 0.2 ReLoS (known as RMRLS in the literature) Reversible Logic Synthesizer Pallav Gupta James Donald August 27, 2007 Version 0.2 Abstract ReLoS is an integrated tool for synthesis, simulation, and test of reversible

More information

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK DESIGN OF QUATERNARY ADDER FOR HIGH SPEED APPLICATIONS MS. PRITI S. KAPSE 1, DR.

More information

A Novel Design of High Speed and Area Efficient De-Multiplexer. using Pass Transistor Logic

A Novel Design of High Speed and Area Efficient De-Multiplexer. using Pass Transistor Logic A Novel Design of High Speed and Area Efficient De-Multiplexer Using Pass Transistor Logic K.Ravi PG Scholar(VLSI), P.Vijaya Kumari, M.Tech Assistant Professor T.Ravichandra Babu, Ph.D Associate Professor

More information

Area Delay Power Efficient Carry-Select Adder

Area Delay Power Efficient Carry-Select Adder Area Delay Power Efficient Carry-Select Adder Pooja Vasant Tayade Electronics and Telecommunication, S.N.D COE and Research Centre, Maharashtra, India ---------------------------------------------------------------------***---------------------------------------------------------------------

More information

High Throughput Radix-4 SISO Decoding Architecture with Reduced Memory Requirement

High Throughput Radix-4 SISO Decoding Architecture with Reduced Memory Requirement JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.4, AUGUST, 2014 http://dx.doi.org/10.5573/jsts.2014.14.4.407 High Throughput Radix-4 SISO Decoding Architecture with Reduced Memory Requirement

More information

Chapter 2. Boolean Algebra and Logic Gates

Chapter 2. Boolean Algebra and Logic Gates Chapter 2. Boolean Algebra and Logic Gates Tong In Oh 1 Basic Definitions 2 3 2.3 Axiomatic Definition of Boolean Algebra Boolean algebra: Algebraic structure defined by a set of elements, B, together

More information

A Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip

A Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip 2010 25th International Symposium on Defect and Fault Tolerance in VLSI Systems A Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip Min-Ju Chan and Chun-Lung Hsu Department of Electrical

More information

Implementation of ALU Using Asynchronous Design

Implementation of ALU Using Asynchronous Design IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) ISSN: 2278-2834, ISBN: 2278-8735. Volume 3, Issue 6 (Nov. - Dec. 2012), PP 07-12 Implementation of ALU Using Asynchronous Design P.

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science

More information

Hardware Description Languages (HDLs) Verilog

Hardware Description Languages (HDLs) Verilog Hardware Description Languages (HDLs) Verilog Material from Mano & Ciletti book By Kurtulus KULLU Ankara University What are HDLs? A Hardware Description Language resembles a programming language specifically

More information

Wavelength routed shared buffer based feed-forward architectures for optical packet switching

Wavelength routed shared buffer based feed-forward architectures for optical packet switching Wavelength routed shared buffer based feed-forward architectures for optical packet switching R. K. Singh, Student Member, IEEE,R. Srivastava, V. Mangal and Y. N. Singh, Senior Member, IEEE Abstract--Several

More information

ASIC IMPLEMENTATION OF 16 BIT CARRY SELECT ADDER

ASIC IMPLEMENTATION OF 16 BIT CARRY SELECT ADDER ASIC IMPLEMENTATION OF 16 BIT CARRY SELECT ADDER Nomula Poojaramani 1, A.Vikram 2 1 Student, Sree Chaitanya Institute Of Tech. Sciences, Karimnagar, Telangana, INDIA 2 Assistant Professor, Sree Chaitanya

More information

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University Logic Design First Stage Lecture No.5 Boolean Algebra Bawar Abid Abdalla Assistant Lecturer Software Engineering Department Koya University Boolean Operations Laws of Boolean Algebra Rules of Boolean Algebra

More information

A Novel Pseudo 4 Phase Dual Rail Asynchronous Protocol with Self Reset Logic & Multiple Reset

A Novel Pseudo 4 Phase Dual Rail Asynchronous Protocol with Self Reset Logic & Multiple Reset A Novel Pseudo 4 Phase Dual Rail Asynchronous Protocol with Self Reset Logic & Multiple Reset M.Santhi, Arun Kumar S, G S Praveen Kalish, Siddharth Sarangan, G Lakshminarayanan Dept of ECE, National Institute

More information

Area Delay Power Efficient Carry Select Adder

Area Delay Power Efficient Carry Select Adder Area Delay Power Efficient Carry Select Adder Deeti Samitha M.Tech Student, Jawaharlal Nehru Institute of Engineering & Technology, IbrahimPatnam, Hyderabad. Abstract: Carry Select Adder (CSLA) is one

More information

PROGRAMMABLE LOGIC DEVICES

PROGRAMMABLE LOGIC DEVICES PROGRAMMABLE LOGIC DEVICES Programmable logic devices (PLDs) are used for designing logic circuits. PLDs can be configured by the user to perform specific functions. The different types of PLDs available

More information

Implementation of Ripple Carry and Carry Skip Adders with Speed and Area Efficient

Implementation of Ripple Carry and Carry Skip Adders with Speed and Area Efficient ISSN (Online) : 2278-1021 Implementation of Ripple Carry and Carry Skip Adders with Speed and Area Efficient PUSHPALATHA CHOPPA 1, B.N. SRINIVASA RAO 2 PG Scholar (VLSI Design), Department of ECE, Avanthi

More information

RevLib: An Online Resource for Reversible Functions and Reversible Circuits

RevLib: An Online Resource for Reversible Functions and Reversible Circuits RevLib: An Online Resource for Reversible Functions and Reversible Circuits Robert Wille 1 Daniel Große 1 Lisa Teuber 1 Gerhard W. Dueck 2 Rolf Drechsler 1 1 Institute of Computer Science, University of

More information

Study of 1x4 Optical Power Splitters with Optical Network

Study of 1x4 Optical Power Splitters with Optical Network Study of 1x4 Optical Power Splitters with Optical Network Miss. Gayatri Y. Gurav 1, Prof. Maruti B. Limkar 2, Prof. Sanjay M. Hundiwale 3 1, 3 Dept. of Electronics and Telecommunication, ARMIET College

More information

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS Name: Instructor: Engr. Date Performed: Marks Obtained: /10 Group Members (ID):. Checked By: Date: Experiment # 09 MULTIPLEXERS OBJECTIVES: To experimentally verify the proper operation of a multiplexer.

More information

Lab 2 Report. Carlin Gettliffe

Lab 2 Report. Carlin Gettliffe Lab 2 Report Carlin Gettliffe Abstract: In this lab we investigated the wave-particle duality of light. We verified light s wave properties by conducting both a double slit experiment and constructing

More information

INTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS.

INTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS. INTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS Arulalan Rajan 1, H S Jamadagni 1, Ashok Rao 2 1 Centre for Electronics Design and Technology, Indian Institute of Science, India (mrarul,hsjam)@cedt.iisc.ernet.in

More information

Implementation of Efficient Modified Booth Recoder for Fused Sum-Product Operator

Implementation of Efficient Modified Booth Recoder for Fused Sum-Product Operator Implementation of Efficient Modified Booth Recoder for Fused Sum-Product Operator A.Sindhu 1, K.PriyaMeenakshi 2 PG Student [VLSI], Dept. of ECE, Muthayammal Engineering College, Rasipuram, Tamil Nadu,

More information

Chap-2 Boolean Algebra

Chap-2 Boolean Algebra Chap-2 Boolean Algebra Contents: My name Outline: My position, contact Basic information theorem and postulate of Boolean Algebra. or project description Boolean Algebra. Canonical and Standard form. Digital

More information

A 65nm Parallel Prefix High Speed Tree based 64-Bit Binary Comparator

A 65nm Parallel Prefix High Speed Tree based 64-Bit Binary Comparator A 65nm Parallel Prefix High Speed Tree based 64-Bit Binary Comparator Er. Deepak sharma Student M-TECH, Yadavindra College of Engineering, Punjabi University, Guru Kashi Campus,Talwandi Sabo. Er. Parminder

More information

Area-Delay-Power Efficient Carry-Select Adder

Area-Delay-Power Efficient Carry-Select Adder Area-Delay-Power Efficient Carry-Select Adder Shruthi Nataraj 1, Karthik.L 2 1 M-Tech Student, Karavali Institute of Technology, Neermarga, Mangalore, Karnataka 2 Assistant professor, Karavali Institute

More information

Chapter 4 Design of Function Specific Arithmetic Circuits

Chapter 4 Design of Function Specific Arithmetic Circuits Chapter 4 Design of Function Specific Arithmetic Circuits Contents Chapter 4... 55 4.1 Introduction:... 55 4.1.1 Incrementer/Decrementer Circuit...56 4.1.2 2 s Complement Circuit...56 4.1.3 Priority Encoder

More information

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system. Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)

More information