EasyGX. GX Development Kit Guide. Ver: 1.0. Cytech Technology A Macnica Company
|
|
|
- Lewis Thompson
- 6 years ago
- Views:
Transcription
1 EasyGX GX Development Kit Guide Ver: 1.0 Cytech Technology A Macnica Company
2
3 Copyrights Copyright 2013 Cytech Technology Ltd. All Rights Reserved 1
4 Reversion History Updated Date Owner Reversion Updated Item John Lee Draft 1.0 English edition MS Draft 1.0 Content revised John Lee Draft 1.0 File format adjustment John Lee V1.0 English version released 2
5 Catelogue 1 INTRODUCTION Kit Contents Features Design Software GETTING STARTED Software installation Software introduction About Quartus version System requirements Hardware requirements Interface Installation Download Quartus II software Install Quartus II Acquire license Hardware installation HARDWARE Overview Main board top view Main board bottom view EasyGX hardware Main board Main board system block diagram USB Blaster expansion board diagram Power supply chain Function block introduction Power configuration of FPGA Ethernet interface ExpressCard 34(PCIe)interface Micro-SD Embedded USB Blaster Function LAB INSTRUCTIONS
6 4.1 Lab Objective Step by step Lab Objective Step by step Lab Objective Step by step APPENDIX
7 1 Introduction Thank you for your interest in the EasyGX Cyclone IV GX Development Kit. This kit provides a general hardware platform for developing and prototyping low power, high volume, feature rich designs based on Cyclone IV GX transceiver FPGA. The EasyGX Cyclone IV GX development kit is especially suitable for develop and test PCI Express and 10/100/1000M Ethernet interface, including NIOS II embedded CPU and USB-Blaster function, which provided rich external memory for rapid prototype environment. 5
8 1.1 Kit Contents The EasyGX Cyclone IV GX Development Kit basic package contains: Development main board USB Blaster expansion board with cable USB cable Optional accessories (not included in basic package): PCI-e to 34mm ExpressCard 2.0 adapter Other function daughter boards will be released in the future The picture below is shown for reference; See exact deliverable as standard. Main board 6
9 1.2 Features Cyclone IV GX EP4CGX22F324C8N FPGA in 324-pin FineLine BGA (FBGA) package 21,280 LEs 756kb embedded memory, 84 M9K blocks 40 DSP blocks (18x18 bits) PCI Express hard IP block 1.2-V core voltage power MAX V 5M80ZE64C5N CPLD in 64-pin plastic Enhanced quad flat pack (EQFP) package 2.5-V core voltage power FPGA configuration circuitry MAX V CPLD 5M80Z system controller Embedded on-board USB-Blaster JTAG-based header Erasable programmable configurable serial (EPCS) device Transceiver interface PCI Express v1.0 x1 ExpressCard interface 10/100/1000BASE-T Ethernet PHY with RJ-45 connector Two TX/RX transceiver SERDES loopback On-Board memeory Micron DDR2 64Mx16 SDRAM MT47H64M16HR-25E:H Altera 16Mb serial flash EPCS16S18N Power supply 5V-dc USB input 3.3V-dc PCIe ExpressCard Micro-SD card RW supported Altera Nios II embedded processor IDE base on Eclipse supported Include RTOS-Micrium uc/os-ii 1.3 Design Software Type Software Logic Design Embedded Design DSP Design Altera's version of ModelSim Software Download linkage: 7
10 2 Getting Started This chapter describes how to install and configure Altera Quartus II software environment 2.1 Software installation Software introduction Quartus II software includes everything you need to design Altera FPGA and CPLD families About Quartus version Web-edition and Subscription-edition is available for downloading via Altera official website. The following will be demonstrated based on Quartus II v12.0 version System requirements Hardware requirements Windows PC or Linux work station Display resolution no less than 768*1024 Enough hard disk space Interface One UART USB Host 10/100M Ethernet 8
11 2.1.3 Installation Download Quartus II software You can download it from here. There re two methods: 1) Altera Installer Using Altera Installer, you can download and install the Altera software for Windows or Linux. And you can choose necessary items 2) Individual software file You can download some individual installation packages on the page. You can choose this method if clearly know about what items is needed Install Quartus II Procedure below is based on Altera Installer. 1) Launch Altera Installer. 9
12 2) Altera Installer leads you to install a) Agree and click next button. b) If you have not downloaded the installation package, please select as below. 10
13 c) Choose the installation direction, and pay attention to the hard disk capacity. d) Select the devices and items needed. 11
14 e) Confirm Installation Summary, click Next. f) Download and install. 12
15 2.1.5 Acquire license If you choose free Web version, there s no license needed; If you choose Subscription version, you need to acquire a license. About how to acquire and activate the license,please purchase subscription license from Altera or authorized distributor. 2.2 Hardware installation There s no hardware installation needed. 13
16 3 Hardware 3.1 Overview Main board top view Main board bottom view 14
17 3.2 EasyGX hardware Main board Main board system block diagram USB Blaster expansion board diagram 15
18 3.2.3 Power supply chain Function block introduction Power configuration of FPGA Cyclone IV GX power requirement: Power pin Voltage(V) Comments VCCINT 1.2 Core voltage Power source of PCI Express (PCIe) hardcore IP module and transceiver physical coding sublayer (PCS) VCCA 2.5 PLL analog power supply VCCD_PLL 1.2 PLL digital power supply VCCIO 1.2, 1.5, 1.8, 2.5, 3.0, 3.3 I/O power supply VCC_CLKIN 1.2, 1.5, 1.8, 2.5, 3.0, 3.3 Power supply for differential clock input pin VCCH_GXB 2.5 Power supply for Transceiver output (TX) buffer VCCA_GXB 2.5 Power supply for transceiver physical media auxiliary sublayer (PMA) and auxiliary VCCL_GXB 1.2 Power supply for transceiver PMA and auxiliary 1) Even if there s no PLL used, VCCA should be powered still. 2) I/O bank 3 8 and 9 include configuration pins. You have to power I/O bank 3 and 9 VCCIO to 1.5 V 1.8 V 2.5 V 3.0 V or 3.3 V. As to FPP configuration mode, you should power I/O bank 8 VCCIO to 1.5 V 1.8 V 2.5 V 3.0 V or 3.3 V. 3) EP4CGX15 EP4CGX22 (in all package types) and EP4CGX30 (in package F169 and F324) have VCC_CLKIN I/O special for clock input locates on bank 3A and 8A. EP4CGX30 (in F484 package) EP4CGX50 EP4CGX75 EP4CGX110 and EP4CGX150 (in all package types) have 4 VCC_CLKIN I/Os special for clock input locate on bank 3A 3B 8A and 8B. 4) If CLKIN is used as the refclk of high speed serial interface (HSSI), VCC_CLKIN should be set 16
19 2.5V. VCC_CLKIN locates on I/O bank 3B and 8B must use 2.5V to support LVDS function, for they are dedicated pins for HSSI refclk. As to EP4CGX50 EP4CGX75 EP4CGX110 and EP4CGX150, single ended input CLK can be used as dedicated input CLK located on I/O bank 3B and 8B. Power supply configuration schematic of FPGA as below: FPGA Power Supply 17
20 Ethernet interface Ethernet connector is showed in the picture blew: SCH of Ethernet interface: 18
21 ExpressCard 34(PCIe)interface ExpressCard 34(PCIe)connector is showed in the picture below: Schematic of ExpressCard 34(PCIe)connection: 19
22 Micro-SD Micro-SD connector is showed in the picture below: Schematic of Micro-SD: 20
23 Embedded USB Blaster Function Schematic of Embedded USB Blaster: 21
24 Embedded USB Blaster jumper (J2) configuration: J2 USB Blaster Mode Comment Shorted Only for FPGA on board Opened JTAG for FPGA/CPLD off board Need to connect expansion board to J3 22
25 4 Lab Instructions 4.1 Lab Objective The following lab exercise is to demonstrate LED flashing after complete setup of EasyGX hardware and Quartus II software Step by step Launch Quartus II. 23
26 File -> Open Project. Find First_design directory,open.qpf file. Click the Programmer icon in the toolbar or select Tools->Programmer. 24
27 If occur situation below, click Hardware Setup on the left-up corner. 25
![Select USB_Blaster[USB-0] in the](/docs-images/77/74608109/images/28-0.jpg "drop-down box,then click Close.")
28 Select USB_Blaster[USB-0] in the drop-down box,then click Close. Click Start in the left to start programming. You can see below if it is successful. Once it is programmed successfully, you can see D6~D9 LED flashing in binary-sequential order. 26
29 4.2 Lab Objective The following lab exercise allows you to use NIOS II simple socket server to toggle LED. It also utilized Gigabit Ethernet port as a server controller Step by step Open Examples from NIOS_demo folder with project NIOS_SOC.qpf in Quartus II Then select programmer. Double click the file in the File item, choose the file NIOS_SOC.sof for programming. 27
30 28
31 Then, click Start to program. Showed as below when it is completed. Launch Nios II in the program list, suggest to run it under PC-administrator privilege. 29
32 File->Switch Workspace->Other,select directory of the Lab example project. New create one project by click NiosII Application and BSP from Template. 30
33 Select SOPC, fill the Project Name, and choose Template as Simple Socket Server (RG. 31
34 Modify file simple_socket_server.h as below. Open network_utilities.c, search ser_num = get_serial_number() and replace it using ser_num = as below. 32
35 Right click on the project, and select NiosII->BSP Editor. Click Software Packages label, remove enable_dhcp_client option. Then click Generate. There re 2 files under this directory, copy.h file to demo2_bsp >drivers->inc, and copy.c file to demo2_bsp >drivers->src, replace the original files. 33
36 34
37 Build the project Right click and select Run As->NiosII Hardware 35
38 Run cmd, ping Check if it can pass. You can also use PuTTY to switch on/off LEDs on board. Launch PuTTY application, then configure it as below: 36
39 Click Open, then input a number range (0~3) to control D8,D7,D6,D9. Reference capture of LED lights: 37
40 4.3 Lab Objective The following lab exercise is to demonstrate Cyclone IV GX PCIe hard IP and device data throughput performance. This design is based on Altera PCIe High Performance Reference Design (AN456) Step by step Install driver. Run install.bat If succeeded, you can see below 38
41 Download top.sof into the main board Plug the main board into computer ExpressCard socket If needed, please using the PCIe Expresscard adapter. After soft restart the computer, you can find the new device in the device list. 39
42 Double click the new PCI device Click to reinstall the driver. Select No, then click Next. 40
43 Select choose from manual directory as below and click Next Select as below and click Next 41
44 Select Jungo from hardware type, then click Next. Confirm PCIe Performance Demo, click Next 42
45 Select Yes for warning message. Jungle PCIe driver will be installing.. Driver installed successfully. 43
46 Run the program below: Run endpoint DMA 44
47 5 Appendix AN 456: PCI Express High Performance Reference Design - Altera 45
Arria V GX Transceiver Starter Kit
Page 1 of 4 Arria V GX Transceiver Starter Kit from Altera Ordering Information Transceiver Starter Kit Contents Starter Board Photo Related Links The Altera Arria V GX Transceiver Starter Kit provides
CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8
CONTENTS CHAPTER 1 Introduction of the tnano Board... 2 1.1 Features...2 1.2 About the KIT...4 1.3 Getting Help...4 CHAPTER 2 tnano Board Architecture... 5 2.1 Layout and Components...5 2.2 Block Diagram
HSMC-NET. Terasic HSMC-NET Daughter Board. User Manual
HSMC-NET Terasic HSMC-NET Daughter Board User Manual CONTENTS Chapter 1 Introduction... 2 1.1 Features... 2 1.2 About the KIT... 3 1.3 Assemble the HSMC-NET Board... 4 1.4 Getting Help... 5 Chapter 2 Architecture...
1. Cyclone IV FPGA Device Family Overview
May 2013 CYIV-51001-1.8 1. Cyclone IV FPGA Device Family Overview CYIV-51001-1.8 Altera s new Cyclone IV FPGA device amily extends the Cyclone FPGA series leadership in providing the market s lowest-cost,
Arria 10 FPGA Development Kit User Guide
Arria 10 FPGA Development Kit User Guide Subscribe UG-01170 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Arria 10 FPGA Development Kit Contents Overview... 1-1 General Description...1-1
IGLOO2 Evaluation Kit Webinar
Power Matters. IGLOO2 Evaluation Kit Webinar Jamie Freed jamie.freed@microsemi.com August 29, 2013 Overview M2GL010T- FG484 $99* LPDDR 10/100/1G Ethernet SERDES SMAs USB UART Available Demos Small Form
Microtronix Firefly II Module
Microtronix Firefly II Module USER MANUAL Revision 1.2.1 4056 Meadowbrook Dr. Unit 126 London, ON Canada N6L 1E3 www.microtronix.com This datasheet provides information regarding the Firefly II module.
Arria 10 FPGA Development Kit User Guide
Arria 10 FPGA Development Kit User Guide Subscribe UG-20007 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Arria 10 FPGA Development Kit Contents Arria 10 FPGA Development Kit Overview...
NIOS CPU Based Embedded Computer System on Programmable Chip
1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based
Arria V GX Video Development System
Arria V GX Video Development System Like Sign Up to see what your friends like. The Arria V GX FPGA Video Development System is an ideal video processing platform for high-performance, cost-effective video
Field Programmable Gate Array (FPGA) Devices
Field Programmable Gate Array (FPGA) Devices 1 Contents Altera FPGAs and CPLDs CPLDs FPGAs with embedded processors ACEX FPGAs Cyclone I,II FPGAs APEX FPGAs Stratix FPGAs Stratix II,III FPGAs Xilinx FPGAs
Contents. Version 1.01
Datasheet DB4CGX15 Cyclone IV GX Development Board www.devboards.de Contents Contents... 2 Revisions... 3 Package contents... 4 DB4CGX15... 4 Introduction... 5 Installation... 6 Getting started... 7 Documentation...
University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring Lab 1: Using Nios 2 processor for code execution on FPGA
University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring 2007 Lab 1: Using Nios 2 processor for code execution on FPGA Objectives: After the completion of this lab: 1. You will understand
Altera EP4CE6 Mini Board. Hardware User's Guide
Altera Hardware User's Guide 1. Introduction Thank you for choosing the! is a compact FPGA board which is designed based on device. It's a low-cost and easy-to-use platform for learning Altera's Cyclone
NIOS CPU Based Embedded Computer System on Programmable Chip
NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems NIOS-II SoPC: PART-II 1 Introduction This lab has been constructed to introduce the development of dedicated
Cyclone IV GX FPGA Development Board Reference Manual
Cyclone IV GX FPGA Development Board Reference Manual Cyclone IV GX FPGA Development Board Reference Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-01058-1.0 Subscribe 2010 Altera Corporation.
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA Triple-Speed Ethernet and On-Board
Microtronix ViClaro II Development Board
Microtronix ViClaro II Development Board User Manual 9-1510 Woodcock St. London, ON Canada N5H 5S1 www.microtronix.com Document Revision History This user guide provides basic information about using the
AN 807: Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL
AN 807: Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents Configuring the Intel Arria
Avnet Zynq Mini Module Plus Embedded Design
Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2
Introduction to VHDL Design on Quartus II and DE2 Board
ECP3116 Digital Computer Design Lab Experiment Duration: 3 hours Introduction to VHDL Design on Quartus II and DE2 Board Objective To learn how to create projects using Quartus II, design circuits and
ALTERA FPGAs Architecture & Design
ALTERA FPGAs Architecture & Design Course Description This course provides all theoretical and practical know-how to design programmable devices of ALTERA with QUARTUS-II design software. The course combines
Contents. Version 1.13
Datasheet DB4CGX15 Cyclone IV GX Development Board www.devboards.de Contents Contents... 2 Revisions... 3 Package contents... 4 DB4CGX15... 4 Introduction... 5 Installation... 6 Getting started... 7 Documentation...
Cyclone V SoC Dev Kit User Guide
Cyclone V SoC Dev Kit User Guide Rev 1.5 02/06/2013 Mini-USB 2.0 On-Board USB Blaster TM II & USB Interface LED (3:0) DIPSW (3:0) PB (3:0) USB2 OTG UART CAN LTC Power I2C Header Real-Time Clock 1024MB
4.1 Design Concept Demonstration for Altera DE2-115 FPGA Board Demonstration for Cyclone III Development Board...
CONTENTS CHAPTER 1 INTRODUCTION OF THE AHA-HSMC... 1 1.1 Features...1 1.2 About the KIT...2 1.3 Getting Help...3 CHAPTER 2 AHA CARD ARCHITECTURE... 4 2.1 Layout and Components...4 2.2 Block Diagram of
Arria 10 SoC Development Kit User Guide
Arria 10 SoC Development Kit User Guide Subscribe 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Arria 10 SoC Development Kit Overview... 1-1 General Description...1-1 Board Component
NIOS CPU Based Embedded Computer System on Programmable Chip
NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated
1. Overview for the Arria II Device Family
1. Overview for the Arria II Device Family July 2012 AIIGX51001-4.4 AIIGX51001-4.4 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture
Chapter 2 ICB Architecture Chapter 3 Board Components GPIO Interface RS-232 Interface RS-485 Interface...
1 CONTENTS Chapter 1 Introduction... 3 1.1 Features...3 1.2 About the Kit...4 1.3 Getting Help...5 Chapter 2 ICB Architecture... 6 2.1 Layout and Components...6 2.2 Block Diagram of the ICB...7 Chapter
Chapter 1 Introduction Features Getting Help Chapter 2 ICB Architecture Layout and Components...
1 CONTENTS Chapter 1 Introduction... 2 1.1 Features... 2 1.2 Getting Help... 3 Chapter 2 ICB Architecture... 4 2.1 Layout and Components... 4 2.2 Block Diagram of the ICB... 5 Chapter 3 Board Components...
CMCS1003 Quick Start Guide
A L T E R A E P 4 C E 1 1 5 / 5 5 / 3 0 M O D U L E CMCS1003 Quick Start Guide 801 East Plano Parkway, Suite 158 Plano, TX 75074 www.dallaslogic.com Version 1.0- May 2012 2010 by Dallas Logic Corporation.
Nios Embedded Processor Development Board
Nios Embedded Processor Development Board July 2003, ver. 2.2 Data Sheet Introduction Development Board Features Functional Overview This data sheet describes the features and functionality of the Nios
Terasic DE0 Field Programmable Gate Array (FPGA) Development Board
Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic DE0 Field Programmable Gate Array (FPGA) Development Board 1 May 16, 2013 3 Layout and Components of DE0 May 16,
BeMicro Max 10 FPGA Evaluation Kit
BeMicro Max 10 FPGA Evaluation Kit Getting Started User Guide Version 14.0.2 11/24/2014 User Guide Table of Contents 1. OVERVIEW...2 1.1 Board Features... 2 1.2 Block Diagram... 3 1.3 Getting To Know Your
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
BeMicro Max 10 FPGA Evaluation Kit
BeMicro Max 10 FPGA Evaluation Kit Getting Started User Guide Version 14.0.2 10/3/2014 User Guide Table of Contents 1. OVERVIEW...2 1.1 Board Features... 2 1.2 Block Diagram... 3 1.3 Getting To Know Your
Arria 10 SoC Development Kit User Guide
Arria 10 SoC Development Kit User Guide Subscribe UG-20004 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Arria 10 SoC Development Kit Overview... 1-1 General Description...1-1 Board
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Subscribe Latest document on the web: PDF HTML Contents Contents 1. Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference
Generic Serial Flash Interface Intel FPGA IP Core User Guide
Generic Serial Flash Interface Intel FPGA IP Core User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Generic
University of Massachusetts Amherst Computer Systems Lab 1 (ECE 354) LAB 1 Reference Manual
University of Massachusetts Amherst Computer Systems Lab 1 (ECE 354) LAB 1 Reference Manual Lab 1: Using NIOS II processor for code execution on FPGA Objectives: 1. Understand the typical design flow in
Microtronix ViClaro IV-GX Video Host Board
Microtronix ViClaro IV-GX Video Host Board USER MANUAL REVISION 1.0 4056 Meadowbrood Drive, Unit 126 London, ON, Canada N6L 1E3 www.microtronix.com Document Revision History This user guide provides basic
FPGA Development Board Hardware and I/O Features
CHAPTER 2 FPGA Development Board Hardware and I/O Features Photo: The Altera DE1 board contains a Cyclone II FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of I/O devices and connectors.
Cyclone III 3C120 Development Board Reference Manual
Cyclone III 3C120 Development Board Reference Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.4 Document Date: March 2009 Copyright 2009 Altera Corporation. All rights
Quartus II Software Version 10.0 SP1 Device Support
Quartus II Software Version 10.0 SP1 Device Support RN-01057 Release Notes This document provides late-breaking information about device support in the 10.0 SP1 version of the Altera Quartus II software.
Intel Cyclone 10 LP FPGA Webinar
Intel Cyclone 10 LP FPGA Webinar Uniquest Train the Trainer February 2018 Learn about Intel Cyclone 10 LP FPGA Intel s next generation low cost and low power FPGA Get hands on experience with hardware
Quartus II Software Version 10.0 Device Support Release Notes
Quartus II Software Version 10.0 Device Support Release Notes July 2010 RN-01055 This document provides late-breaking information about device support in the 10.0 version of the Altera Quartus II software.
Sidewinder Development Board rev 1.0
33 Sidewinder Development Board rev 1.0 Features Altera MAX V CPLD 5M160ZT100C5 JTAG programmable USB programmable USB powered 12 On board LEDs 10 on board switches 3 RGB LEDs One 40 pin expansion headers
TKT-2431 SoC design. Introduction to exercises. SoC design / September 10
TKT-2431 SoC design Introduction to exercises Assistants: Exercises and the project work Juha Arvio juha.arvio@tut.fi, Otto Esko otto.esko@tut.fi In the project work, a simplified H.263 video encoder is
SerialLite III Streaming IP Core Design Example User Guide for Intel Stratix 10 Devices
SerialLite III Streaming IP Core Design Example User Guide for Intel Stratix 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Stratix 10 ES Editions Subscribe Send Feedback Latest document
CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND:
CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Getting familiar with DE2 board installation, properties, usage.
Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit)
Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit) Date: 1 December 2016 Revision:1.0 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY,
Section I. Cyclone II Device Family Data Sheet
Section I. Cyclone II Device Family Data Sheet This section provides information for board layout designers to successfully layout their boards for Cyclone II devices. It contains the required PCB layout
MAX V CPLD Development Kit User Guide
MAX V CPLD Development Kit User Guide MAX V CPLD Development Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01099-1.0 Subscribe Copyright 2011 Altera Corporation. All rights reserved.
Configuration and programming minimodules MMfpga01 and MMfpga11
MMfpga01 MMfpga11 Configuration and programming minimodules MMfpga01 and MMfpga11 1 Index 1. Instalation of the QUARTUS II Web Edition...3 2. How to install QUARTUS II Web Edition...5 3. Installation of
SerialLite III Streaming IP Core Design Example User Guide for Intel Arria 10 Devices
IP Core Design Example User Guide for Intel Arria 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Quick Start
The Altera UP 3 Board
The Altera UP 3 Board Photo: The Altera UP 3 board contains a Cyclone FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of 110 devices and connectors. 36 Rapid Prototyping of Digital Systems
System-on-a-Programmable-Chip (SOPC) Development Board
System-on-a-Programmable-Chip (SOPC) Development Board Solution Brief 47 March 2000, ver. 1 Target Applications: Embedded microprocessor-based solutions Family: APEX TM 20K Ordering Code: SOPC-BOARD/A4E
1. Overview for the Arria V Device Family
1. Overview for the Arria V Device Family December 2011 AV51001-1.2 AV51001-1.2 Built on the 28-nm low-power process technology, Arria V devices offer the lowest power and lowest system cost for mainstream
Creating PCI Express Links in Intel FPGAs
Creating PCI Express Links in Intel FPGAs Course Description This course provides all necessary theoretical and practical know how to create PCI Express links in Intel FPGAs. The course goes into great
EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 7: VHDL and DE2 Board. Name: Date:
EXPERIMENT # 7: VHDL and DE2 Board Name: Date: Equipment/Parts Needed: Quartus II R Web Edition V9.1 SP2 software by Altera Corporation USB drive to save your files Objective: Learn how to create and modify
DKAN0011A Setting Up a Nios II System with SDRAM on the DE2
DKAN0011A Setting Up a Nios II System with SDRAM on the DE2 04 November 2009 Introduction This tutorial details how to set up and instantiate a Nios II system on Terasic Technologies, Inc. s DE2 Altera
4K Format Conversion Reference Design
4K Format Conversion Reference Design AN-646 Application Note This application note describes a 4K format conversion reference design. 4K resolution is the next major enhancement in video because of the
DE4 NetFPGA Reference Router User Guide
DE4 NetFPGA Reference Router User Guide Revision History Date Comment Author O8/11/2011 Initial draft Harikrishnan 08/15/2012 Revision 1 DMA APIs included Harikrishnan 08/23/2012 Revision 2 Directory Structure
Quick Tutorial for Quartus II & ModelSim Altera
Quick Tutorial for Quartus II & ModelSim Altera By Ziqiang Patrick Huang Hudson 213c Ziqiang.huang@duke.edu Download & Installation For Windows or Linux users : Download Quartus II Web Edition v13.0 (ModelSim
Arria GX Development Kit Getting Started User Guide
Arria GX Development Kit Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36169-00 Document Date: October 2007 Copyright 2007 Altera Corporation. All
PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide
PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36002-01 Document Version: 1.0.2 Document Date: April
Cyclone III FPGA Starter Kit User Guide
Cyclone III FPGA Starter Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Date: April 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable
6. I/O Features in Stratix IV Devices
6. I/O Features in Stratix IV Devices September 2012 SIV51006-3.4 SIV51006-3.4 This chapter describes how Stratix IV devices provide I/O capabilities that allow you to work in compliance with current and
Designing Embedded Processors in FPGAs
Designing Embedded Processors in FPGAs 2002 Agenda Industrial Control Systems Concept Implementation Summary & Conclusions Industrial Control Systems Typically Low Volume Many Variations Required High
Intel Cyclone 10 GX Device Overview
Intel Cyclone 10 GX Device Overview Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents... 3 Key Advantages of Intel Cyclone 10 GX Devices... 3 Summary of Intel Cyclone 10 GX
Contents. Version 1.01
Datasheet DB_START_3C10 Cyclone III Development Board www.devboards.de Contents Contents... 2 Revisions... 3 Package contents... 4 DB_START_3C10... 4 Introduction... 5 Installation... 6 Getting started...
The Automotive-Grade Device Handbook
The Automotive-Grade Device Handbook Subscribe AUT5V1 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Overview... 1-1 Altera Automotive-Grade Devices... 1-1 Altera Automotive Qualifications...
SMT943 APPLICATION NOTE 1 APPLICATION NOTE 1. Application Note - SMT372T and SMT943.doc SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD.
APPLICATION NOTE 1 Application Note - SMT372T + SMT943 SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD. Date Comments / Changes Author Revision 07/07/10 Original Document completed CHG 1 Date 13/05/2010
PRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory.
PRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory. 1.0 Objectives In this lab you will get familiar with the concept of using the
MAX 10 FPGA Device Overview
2014.09.22 M10-OVERVIEW Subscribe MAX 10 devices are the industry s first single chip, non-volatile programmable logic devices (PLDs) to integrate the optimal set of system components. The following lists
MAX 10 FPGA Device Overview
2016.05.02 M10-OVERVIEW Subscribe MAX 10 devices are single-chip, non-volatile low-cost programmable logic devices (PLDs) to integrate the optimal set of system components. The highlights of the MAX 10
UltraZed -EV Starter Kit Getting Started Version 1.3
UltraZed -EV Starter Kit Getting Started Version 1.3 Page 1 Copyright 2018 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property of
Designing with ALTERA SoC Hardware
Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory
Handouts. FPGA-related documents
Handouts FPGA-related documents 1. Introduction to Verilog, Verilog P. M. Nyasulu and J. Knight, Carleton University, 2003 (Ottawa, Canada). 2. Quick Reference for Verilog HDL, HDL R. Madhavan, AMBIT Design
Intel MAX 10 FPGA Device Overview
Intel MAX 10 FPGA Device Overview Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents...3 Key Advantages of Intel MAX 10 Devices... 3 Summary of Intel MAX 10 Device Features...
Section I. Arria GX Device Data Sheet
Section I. Arria GX Device Data Sheet This section provides designers with the data sheet specifications for Arria GX devices. They contain feature definitions of the transceivers, internal architecture,
Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide
Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com
Creating projects with Nios II for Altera De2i-150. By Trace Stewart CPE 409
Creating projects with Nios II for Altera De2i-150 By Trace Stewart CPE 409 CONTENTS Chapter 1 Hardware Design... 1 1.1 Required Features... 1 1.2 Creation of Hardware Design... 1 Chapter 2 Programming
Section I. Cyclone II Device Family Data Sheet
Section I. Cyclone II Device Family Data Sheet This section provides information for board layout designers to successfully layout their boards for Cyclone II devices. It contains the required PCB layout
White Paper Low-Cost FPGA Solution for PCI Express Implementation
White Paper Introduction PCI Express is rapidly establishing itself as the successor to PCI, providing higher performance, increased flexibility, and scalability for next-generation systems, as well as
Intel FPGA USB Download Cable User Guide
Intel FPGA USB Download Cable User Guide UG-USB81204 2016.10.31 Subscribe Send Feedback Contents Contents 1 Introduction to USB Download Cable... 3 1.1 USB Download Cable Revision... 3 1.2 Supported Devices
Intel FPGA USB Download Cable User Guide
Intel FPGA USB Download Cable User Guide Subscribe Latest document on the web: PDF HTML Contents Contents 1. Introduction to Intel FPGA Download Cable...3 1.1. Intel FPGA Download Cable Revision... 3 1.2.
DDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler November 2005, Compiler Version 3.2.0 Errata Sheet Introduction This document addresses known errata and documentation changes for version 3.2.0 of the DDR & DDR2 SDRAM
Handouts. 1. Project Guidelines and DSP Function Generator Design Specifications. (We ll discuss the project at the beginning of lab on Wednesday)
Handouts Project-related documents 1. Project Guidelines and DSP Function Generator Design Specifications. (We ll discuss the project at the beginning of lab on Wednesday) FPGA-related documents 2. Introduction
SoC FPGAs. Your User-Customizable System on Chip Altera Corporation Public
SoC FPGAs Your User-Customizable System on Chip Embedded Developers Needs Low High Increase system performance Reduce system power Reduce board size Reduce system cost 2 Providing the Best of Both Worlds
Intel Cyclone 10 LP Device Family Pin Connection Guidelines
Intel Cyclone 10 LP Device Family Pin Connection Guidelines Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents... 3 Intel Cyclone 10 LP Pin Connection Guidelines...4 Clock and
10-Gbps Ethernet Hardware Demonstration Reference Design
10-Gbps Ethernet Hardware Demonstration Reference Design July 2009 AN-588-1.0 Introduction This reference design demonstrates wire-speed operation of the Altera 10-Gbps Ethernet (10GbE) reference design
USB BitJetLite Download Cable
USB BitJetLite Download Cable User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Product Version: 1.0 Document Version: 1.0 Document Date: Copyright 2010,.All
Intel Stratix 10 H-Tile PCIe Link Hardware Validation
Intel Stratix 10 H-Tile PCIe Link Hardware Validation Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Intel Stratix 10 H-Tile PCIe* Link Hardware Validation... 3 1.1.
AN 462: Implementing Multiple Memory Interfaces Using the ALTMEMPHY Megafunction
AN 462: Implementing Multiple Memory Interfaces Using the ALTMEMPHY Megafunction April 2009 AN-462-1.3 Introduction Many systems and applications use external memory interfaces as data storage or buffer
DE2 Board & Quartus II Software
January 23, 2015 Contact and Office Hours Teaching Assistant (TA) Sergio Contreras Office Office Hours Email SEB 3259 Tuesday & Thursday 12:30-2:00 PM Wednesday 1:30-3:30 PM contre47@nevada.unlv.edu Syllabus
Section I. Device Core for Arria II Devices
Section I. Device Core for Arria II Devices This section provides a complete overview of all features relating to the Arria II device family, the industry s first cost-optimized 40 nm FPGA family. This
AC/DC Adapter. Figure 1. Hardware Setup
C8051F12X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F12x Development Kit contains the following items: C8051F120 Target Board Serial Adapter (RS232 to Target Board Debug Interface Protocol
«Real Time Embedded systems» Cyclone V SOC - FPGA
«Real Time Embedded systems» Cyclone V SOC - FPGA Ref: http://www.altera.com rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours rene.beuchat@hesge.ch LSN/hepia Prof. HES 1 SOC + FPGA (ex. Cyclone V,
Configuration via Protocol (CvP) Implementation in V-series FPGA Devices User Guide
Configuration via Protocol (CvP) Implementation in V-series FPGA Devices User Guide Subscribe UG-01101 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 CvP Overview Contents Overview... 1-1