Sidewinder Development Board rev 1.0
|
|
|
- Gertrude Payne
- 5 years ago
- Views:
Transcription
1 33 Sidewinder Development Board rev 1.0 Features Altera MAX V CPLD 5M160ZT100C5 JTAG programmable USB programmable USB powered 12 On board LEDs 10 on board switches 3 RGB LEDs One 40 pin expansion headers One Dual multiplexed 7 segment display
2 Table of Contents WARNING Hardware Hardware Overview Board Additional hardware for USB compatibility Voltage WARNING Programming Software Requirements Setting up the project Using the default template project Creating the project file Programming Troubleshooting References Supporting Documents GPIO Pinout Descriptions segment Pinout Descriptions LED Pinout Descriptions Switch Pinout Descriptions Crystal Oscillator Internal Oscillator Bill of Materials (BOM) Schematics PCB Layout Document History Important Notes Errata... 29
3 WARNING Failure to read and adhere to the instructions in this manual may cause permanent and irreversible damage to your Sidewinder Board and computing equipment. By using your Sidewinder board on your personal computer, you agree to hold Oregon Tech and affiliated parties entirely free from any liability, including financial responsibility for injuries incurred, regardless of whether injuries are caused by negligence. Use at your own risk. Last edited: September 12, of 30
4 1.0 Hardware This section describes the basic hardware features of the sidewinder board. For more specific part selections and PCB references, consult the BOM in the References section of this document. 1.1 Hardware Overview The Sidewinder board is a solid foundation to explore the fundamentals of digital logic, configurable hardware, and programmable logic devices. It provides the following features: Altera MAX V 5M160ZT100C5 in TQFP 100 package Three RGB LEDs Dual multiplexed 7 segment display 10 slider switches 12 LEDs 40 pin GPIO header Dual voltage rail: 3.3 V and 5 V One 40 pin GPIO header on the board allow for direct connection to the FPGA s logic pins. Headers on both sides of the prototyping area of the board offer 3.3 V, 5.0 V and GND busses. See appendix for pin mapping. Last edited: September 12, of 30
5 1.2 Board # Description 1 USB Micro 2 3 RGB LEDs 3 40 pin connector, 36 pin GPIO. 4 7 segment multiplexed LED 5 12 LEDs 6 10 slide switches 7 5M160ZT100C5N Max V CPLD 8 PIC USB Blaster emulation 9 PICKIT header 10 External power. Jumper for USB. Pin towards switches for external power V header V header 13 GND header Last edited: September 12, of 30
6 1.3 Additional hardware for USB compatibility The USB programming circuitry is built into the Sidewinder board. It utilizes a PIC18F1450 processor to act as the USB Blaster. Connecting micro USB to the board should power the board. LED D12 should illuminate indicating that the board is on and ready to be programmed. The micro USB connection also serves as a programming interface. 1.4 Voltage WARNING This board utilizes three voltages. 1.8, 3.3, and 5 V. Name Voltage Purpose VCCINT 1.8 V Power CPLD internal logic VCCIO 3.3 V Power GPIO and all accessories on board USB Input 5 V Power board When powering the board through the external header (J4), ensure 5 V is supplied to the board. Do not connect anything higher or lower than this voltage, as damage to board may occur. Note that the pin facing towards the switch is where you should apply 5 V. Ground can be connected to the ground bus on the board. When powering through USB, assure that the device and connected accessories do not consume more than 400 ma on the 5 V rail. Last edited: September 12, of 30
7 2.0 Programming 2.1 Software Requirements Whether using Windows or Linux, a valid copy of Quartus II v16 is required to synthesize HDL code into a binary file, readable by the FPGA. Consult Altera s online resources to determine which version of Quartus II is compatible with the FPGA being used on the sidewinder board. Do it at home! You can work on this lab from home if you buy the Sidewinder development board and install Quartus II Lite on your PC. There is a free web edition of the Quartus II software available for download in case you wish to work with Quartus outside of lab. The download file is 1.8GB. You should also select ModelSim Altera edition (1.4 GB), and MAX V device support Hardware Setup The following section outlines common hardware setup non volatile programming mode. Please follow these wiring instructions carefully. Routing connections incorrectly can result in electrical shorts, rendering your Sidewinder board and/or computer inoperable. WARNING: If powering sidewinder from external power source, remove USB power jumper and connect WARNING: Do not connect micro USB and external power source at the same time! 2.3 Setting up the project Using the default template project The default project template should be located on your course website. The default project template is an empty project pre configured for the sidewinder board. It will have all GPIO pins, 7 segment displays, LEDs, RGB LEDs, mapped Creating the project file. 1) In the Quartus II main window, select FILE NEW PROJECT WIZARD, and then click NEXT. The following window should launch. Last edited: September 12, of 30
8 2) Using the browse button in the top field, select the working directory you wish to use for the project. 3) Type in your project name as the Project Name. Click NEXT. 4) There are no files to add to this window, so click NEXT. 5) You will now select the CPLD device type that will become the target for your Verilog HDL file design. See the screen capture below. Under Device family, select MAX V. Under Show In Available Device List, select TQFP for Package, pin count = 100. Select the 5M160ZT100C5. Click NEXT. Figure 1 6) Since we are not using any third party tools, leave all lines as <None> and click NEXT. 7) You should see a summary page of the settings for your project. Click on FINISH. Last edited: September 12, of 30
9 8) Now, we will need to import the template qsf file. The QSF file is how Quartus maps your signal names to corresponding pins on the CPLD and Sidewinder development board. 9) Select ASSIGNMENTS IMPORT ASSIGNMENTS. 10) Click on 11) Navigate to your sidewinder QSF file. After selecting the sidewinder qsf file, click OK. 2.4 Programming Last edited: September 12, of 30
10 Last edited: September 12, of 30
11 1. Make sure that you have successfully compiled the design. You should see the following after successful compilation 2. Click TOOLS PROGRAMMER, then the Hardware Setup button. Last edited: September 12, of
12 3. Double click on USB Blaster until it shows up as Currently selected hardware. Then click close. If you can t see the USB Blaster, make sure your Sidewinder board is plugged into the USB port. 4. Also note, if you can not see the USB Blaster, the driver may not be installed. Go to device manager and make sure that the device driver is installed. The location of the device driver is generally C:\Altera\{VERSION_NUMBER}\quartus\drivers. Last edited: September 12, of
13 5. Right click anywhere inside the green box, and click on Add File. 6. Navigate to your project on the student file server (the Z drive) and find the *.pof, which is the Programming Object File from your project. Once you have located it, click Open. In the programmer window, you should now see your File name, the Device (5M160ZT100). There will be several checkboxes to the right of this information. Click the checkbox labeled Program/Configure. If there are any other devices, click on them and delete them, as they will cause your programming to fail. 7. Click on START in the left toolbar. Wait until the configuration of the CPLD successfully completes. It is now configured and ready to test. 2.5 Troubleshooting Verify that your board is connected to the computer via micro USB. Power cycle the board Verify that your computer has the Altera USB Blaster device driver installed. Try another micro USB cable. Verify that your board s D12 light is illuminated. Last edited: September 12, of
14 3.0 References 3.1 Supporting Documents Last edited: September 12, of
15 3.2 GPIO Pinout Descriptions Looking at the board from the top (CPLD mounted), pin 1 is indicated by an arrow. Header Pin # Pin Description GPIO in Quartus Software Altera Max V TQFP 100 Pin # V N/A 2 GND N/A 3 IO[0] 52 4 IO[1] 51 5 IO[2] 54 6 IO[3] 53 7 IO[4] 56 8 IO[5] 55 9 IO[6] IO[7] IO[8] IO[9] IO[10] IO[11] IO[12] IO[13] IO[14] IO[15] IO[16] IO[17] IO[18] IO[19] IO[20] IO[21] IO[22] 82 Last edited: September 12, of
16 26 IO[23] IO[24] IO[25] IO[26] IO[27] IO[28] IO[29] IO[30] IO[31] IO[32] IO[33] IO[34] IO[35] V N/A 40 GND N/A segment Pinout Descriptions The 7 segment is a multiplexed model sharing pins with GPIO. Model number LDD E2802RD or similar. Last edited: September 12, of
17 [ E2802RD.pdf] 7 seg Pin # Header Pin # Signal Name FPGA Pin # Segment 1 4 SEG[5] 62 E 2 3 SEG [4] 61 D 3 6 SEG [3] 58 C 4 5 SEG [7] 55 G 5 8 SEG [0] 54 DP1 6 7 SEGA[0] 51 DIGIT2 ANODE 7 10 SEG [1] 57 A 8 9 SEG [2] 53 B 9 12 SEGA[1] 56 DIGIT1 ANODE 10 N/A SEG [6] 52 F Last edited: September 12, of
18 3.4 LED Pinout Descriptions RGB LEDs When using the default template file, Pin Planner in Quartus configures pins as output 3.3 V LVCMOS. The RGB LEDs are active high. Setting pin to logic 1 will turn on LED. Name in Quartus Pin Location on MAX V Color RGB1[0] 99 R RGB1[1] 98 G RGB1[2] 97 B RGB2[0] 4 R RGB2[1] 3 G RGB2[2] 2 B RGB3[0] 7 R RGB3[1] 6 G RGB3[2] 5 B LEDs When using the default template file, Pin Planner in Quartus configures pins as output 3.3 V LVCMOS. The LEDs are active high. Setting pin to logic 1 will turn on LED. Name in Quartus Pin Location on MAX V D[0] 37 D[1] 38 D[2] 39 D[3] 40 D[4] 41 D[5] 42 D[6] 43 D[7] 44 D[8] 47 D[9] 48 D[10] 49 D[11] 50 Last edited: September 12, of
19 3.5 Switch Pinout Descriptions When using the default template file, the Pin Planner in Quartus sets the switch pins as input 3.3V LVCMOS with weak pull up enable resistors enabled. If creating your own project, you will need to configure the Max V internal weak pull up enable resistors. Name in Quartus Pin Location on MAX V SW[0] 36 SW[1] 35 SW [2] 34 SW [3] 33 SW [4] 30 SW [5] 29 SW [6] 28 SW [7] 27 SW [8] 26 SW [9] 21 Last edited: September 12, of
20 3.1 Crystal Oscillator Internal Oscillator The base Sidewinder operates on a variable internal oscillator. The MAX V frequency range is to MHz. The maximum possible output of the internal oscillator to an external pin is MHz. When using the internal oscillator, remember to enable the internal oscillator in your pin planner. [Altera App Note AN496] See the Altera Application Note AN496 for more information. www/global/en_us/pdfs/literature/an/an496.pdf External oscillator The external oscillator is not populated by default to reduce board cost. The Sidewinder is designed to hold a Fox Electronics FXO HC735 family oscillator in slot CRY1. You can install an oscillator if desired. The oscillator is wired to PIN 12, CLK0. Last edited: September 12, of
21 3.2 Bill of Materials (BOM) The BOM is subject to change due to continuous improvement. DNP = Do not populate # RefDes Footprint Description Part Number Quantity 1 C1, C4, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18 CAP_0603 Generic 0.1 uf 13 2 C2, C3 CAP_0603 Generic 100 nf 2 3 C5, C6 CAP_0603 Generic 10 uf 2 4 C7 CAP_0603 Generic 1 uf 1 5 D0, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D LEDs Generic 0603 BLUE LED 13 6 D13, D14, D RGB LED Generic 5050 RGB LED 3 7 DS1 7 segment display 2 digit Lumex 696 LDD E2802RD 1 8 GS1, GS2, GS3 Short DNP 9 J1 0.1" 20x2 header Generic Male 20x2 0.1" header 1 10 J2 0.1" 1x2 header Generic Male 2x1 0.1" header 1 10 J3 0.1" 2x5 header Generic Male 2x5 0.1" header DNP 11 J4 0.1" 6x1 header Generic No populate DNP 12 J5 USB ZX62D B 5PA J9, J10, J11 0.1" 4x1 headers Generic Male 4x1 0.1" header R1, R2, R3, R4, R5, R6, R7, R8, R9, R35 RES_0603 Generic 330 Ohm 6 R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22 RES_0603 Generic 1K Ohm R32 RES_0603 Generic 10K Ohm 1 17 R33, R34, R36, R37, R38, R39, R40, R41, R42 RES_0603 Generic 100 Ohm 9 18 R43, R44, R45, R46, R47, R49 RES_0603 Generic 200 Ohm 6 Last edited: September 12, of
22 19 R51, R52, R53, R54, R55, R56, R57 RES_0603 Generic 330 Ohm 7 20 SW0, SW1, SW2, SW3, SW4, SW5, SW6, SW7, SW8, SW9 Through hole SPDT switch COMAX SS 12D07 VG 4 NS GA PA U1 CPLD Altera 5M160ZT100C5N 1 22 U13 3.3V regulator AMS AMS U14 1.8V regulator AMS AMS U15 Pic 18f14k50 SOIC 20 MICROCHIP PIC18F14K50 I/SO ND 1 25 Y1 12 MHZ Crystal Generic ABLS MHZ B4 T 1 26 CRY1 24 MHZ Oscillator Fox Semiconductor FOX FXO HC DNP 27 FUSE1 USB protection Bel Fuse 0ZCG0050AF2C 1 28 C19, C20 CAP_0603 Generic 15 pf DNP Last edited: September 12, of
23 3.3 Schematics Last edited: September 12, of 30
24 USB Blaster Circuit Using firmware and schematic from: Last edited: September 12, of 30
25 Power System Last edited: September 12, of 30
26 I/O: JTAG, 7 segment, GPIO, LEDs, and RGB LEDs Last edited: September 12, of 30
27 MAX V CPLD 5M160ZT100C5N Last edited: September 12, of 30
28 3.4 PCB Layout Front Last edited: September 12, of 30
29 Back 4.0 Document History Document Revision Date Author v. 0.1 Initial write up (Conversion from OwlBoard) June 1, 2015 Alexander Hogen v. 0.2 Update document for jumperboard July 25, 2016 Kevin Pintong v. 0.3 Add Errata, Fix 7 segment August 3, 2016 Kevin Pintong v. 0.4 Fix 7 segment for easier mapping September 12, 2016 Kevin Pintong 5.0 Important Notes Board Revision Date Author Last edited: September 12, of 30
30 Initial Design for Max 10 June 1, 2015 Dustin Henderson v1 Downgrade to Max V, Altera chips delayed July 25, 2016 Kevin Pintong v2 Wrong 7 segment routing August 3, 2016 Kevin Pintong v3 Corrected 7 segment, 40 pin moved September 12, 2016 Kevin Pintong 5.1 Errata As of September 12, 2016, you have a v3 board. Board v1 (Initial design version) 7 segment is routed incorrectly. o Resolution: Do not use. No jumper for removal of USB power. Board can only be powered via USB. o Resolution: Do not plug in other power sources. VUSB pin is tied to 5V instead of GND. o Resolution: Lift pin 17 on U15, solder 1 uf capacitor and route to GND node. Board v2(faculty Sample version) 7 segment is routed incorrectly. Do not use. Board v3 (Production / Student version) None found so far (8/3/16) Altera and USB Byte Blaster and any other related tools and trademarks are property of Intel Corporation ( Microchip and any other related tools and trademarks are property of Microchip Last edited: September 12, of 30
CPLD board datasheet EB
CPLD board datasheet EB020-00-3 Contents. About this document... 2 2. General information... 3 3. Board layout... 4 4. Testing this product... 5 5. Circuit description... 6 Appendix Circuit diagram Copyright
University of Florida EEL 3701 Dr. Eric M. Schwartz Madison Emas, TA Department of Electrical & Computer Engineering Revision 1 5-Jun-17
Page 1/14 Example Problem Given the logic equation Y = A*/B + /C, implement this equation using a two input AND gate, a two input OR gate and two inverters under the Quartus environment. Upon completion
CPLD board datasheet EB
CPLD board datasheet EB020-00- Contents. About this document... 2 2. General information... 3 3. Board layout... 4 4. Testing this product... 5 5. Circuit description... 6 Appendix Circuit diagram Copyright
EE 231 Fall Lab 1: Introduction to Verilog HDL and Altera IDE
Lab 1: Introduction to Verilog HDL and Altera IDE Introduction In this lab you will design simple circuits by programming the Field-Programmable Gate Array (FPGA). At the end of the lab you should be able
DOWNLOADING DESIGNS TO THE ALTERA DE10-LITE FPGA
DOWNLOADING DESIGNS TO THE ALTERA DE10-LITE FPGA Consider the design of a three-bit prime number detector completed in the MSOE schematic entry tutorial. Figure 1 shows the block diagram and truth table.
NOTE: This tutorial contains many large illustrations. Page breaks have been added to keep images on the same page as the step that they represent.
CSE 352 Tutorial # 4 Synthesizing onto an FPGA Objectives This tutorial will walk you through the steps of implementing a design made in Active-HDL onto the Altera Cyclone II FPGA NOTE: This tutorial contains
Altera EP4CE6 Mini Board. Hardware User's Guide
Altera Hardware User's Guide 1. Introduction Thank you for choosing the! is a compact FPGA board which is designed based on device. It's a low-cost and easy-to-use platform for learning Altera's Cyclone
Terasic DE0 Field Programmable Gate Array (FPGA) Development Board
Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic DE0 Field Programmable Gate Array (FPGA) Development Board 1 May 16, 2013 3 Layout and Components of DE0 May 16,
CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8
CONTENTS CHAPTER 1 Introduction of the tnano Board... 2 1.1 Features...2 1.2 About the KIT...4 1.3 Getting Help...4 CHAPTER 2 tnano Board Architecture... 5 2.1 Layout and Components...5 2.2 Block Diagram
PIC 28 Pin Board Documentation. Update Version 5.0
PIC 28 Pin Board Documentation Update 2009.10 Version 5.0 Table of Contents PIC 28 Pin Board Documentation... 1 Table of Contents... 2 Introduction... 3 Circuit Schematic... 4 The following is the Circuit
MAX II/MAX IIZ Development Board
MAX II/MAX IIZ Development Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: r2a Document Version: 1.4 Document Date: Copyright
Lab 2: Introduction to Verilog HDL and Quartus
Lab 2: Introduction to Verilog HDL and Quartus September 16, 2008 In the previous lab you designed simple circuits using discrete chips. In this lab you will do the same but by programming the CPLD. At
KPIC-0818P (V050919) Devices Included in this Data sheet: KPIC-0818P
Devices Included in this Data sheet: KPIC-0818P Features: Carefully designed prototyping area Accepts 8 pin PIC12 series micro-controllers Accepts 14 and 18 Pin PIC16 series Accepts some 8,14 and 18 pin
EE 231 Fall EE 231 Lab 2
EE 231 Lab 2 Introduction to Verilog HDL and Quartus In the previous lab you designed simple circuits using discrete chips. In this lab you will do the same but by programming the CPLD. At the end of the
Contents. The USB Logic Tool... 2 Programming... 2 Using the USB Logic Tool... 6 USB Logic Tool Features... 7 Device Hardware...
USB Logic Tool Contents The USB Logic Tool... 2 Programming... 2 Using the USB Logic Tool... 6 USB Logic Tool Features... 7 Device Hardware... 11 The USB Logic Tool The device is meant to be a prototyping
Lab3: I/O Port Expansion
Page 1/5 Revision 2 6-Oct-15 OBJECTIVES Explore and understand the implementation of memory-mapped I/O. Add an 8-bit input port and an 8-bit output port. REQUIRED MATERIALS EEL 3744 (upad and upad Proto
AAZ-0914A USB, Blue tooth and Graphic CPU 50MHZ Antenna Analyzer
Fox Delta Amateur Radio Projects & Kits FD- AAZ-0914A AAZ-0914A USB, Blue tooth and Graphic CPU 50MHZ Antenna Analyzer AAZ- 0914A KIT: USB Standalone, Blue tooth standalone and Graphic CPU capable 50MHZ*
Shack Clock kit. U3S Rev 2 PCB 1. Introduction
Shack Clock kit U3S Rev 2 PCB 1. Introduction Thank you for purchasing the QRP Labs Shack Clock kit. This clock uses the Ultimate3S QRSS/WSPR kit hardware, but a different firmware version. It can be used
Lab3: I/O Port Expansion
Page 1/6 Revision 0 26-Jan-16 OBJECTIVES Explore and understand the implementation of memory-mapped I/O. Add an 8-bit input port and an 8-bit output port. REQUIRED MATERIALS EEL 3744 (upad and upad Proto
CPLD board. EB020
CPLD board www.matrixtsl.com EB020 Contents About this document Board layout General information Circuit description Protective cover Circuit diagram 2 4 5 7 Copyright About this document This document
CV Arpeggiator Rev 2 Build Documentation.
CV Arpeggiator Rev Build Documentation. Last updated 8-0-03 The CV Arpeggiator is a modular synth project used for creating arpeggios of control voltage. It utilizes a custom programmed PIC 6F685 micro
Copyright 2011 R.S.R. Electronics, Inc. All rights reserved. 04/11. Ver. 1.0web
For XILINX WebPack Copyright 2011 R.S.R. Electronics, Inc. All rights reserved. 04/11 Ver. 1.0web 1 Table of Contents 1.0 INTRODUCTION...3 2.0 GENERAL DESCRIPTION...5 3.0 BRIEF DESCRIPTION Of PLDT-3 BOARD...6
Intel FPGA USB Download Cable User Guide
Intel FPGA USB Download Cable User Guide Subscribe Latest document on the web: PDF HTML Contents Contents 1. Introduction to Intel FPGA Download Cable...3 1.1. Intel FPGA Download Cable Revision... 3 1.2.
NIOS CPU Based Embedded Computer System on Programmable Chip
1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based
Typical applications where a CPLD may be the best design approach:
By: Carlos Barberis, dba Bartek Technologies Description of Bartek s CPLD1 development board. For some of us CPLD s are familiar devices and for others just another acronym in the electronic device industry.
Building RoboPIC 18F4550
RoboPIC 8F4550 Copyright 206 William Henning Building RoboPIC 8F4550 Copyright 206 William Henning RoboPIC 8F4550 build manual v0.90 The most up to date documentation will always be available at: http://www.mikronauts.com/robot-controllers/robopic-8f4550/
PIC Dev 14 Through hole PCB Assembly and Test Lab 1
Name Lab Day Lab Time PIC Dev 14 Through hole PCB Assembly and Test Lab 1 Introduction: The Pic Dev 14 is a simple 8-bit Microchip Pic microcontroller breakout board for learning and experimenting with
PIC Dev 14 Surface Mount PCB Assembly and Test Lab 1
Name Lab Day Lab Time PIC Dev 14 Surface Mount PCB Assembly and Test Lab 1 Introduction: The Pic Dev 14 SMD is a simple 8-bit Microchip Pic microcontroller breakout board for learning and experimenting
MAXPROLOGIC FPGA DEVELOPMENT SYSTEM Data Sheet
MAXPROLOGIC FPGA DEVELOPMENT SYSTEM Data Sheet The MaxProLogic is an FPGA development board that is designed to be user friendly and a great introduction into digital design for anyone. The MaxProLogic
Intel FPGA USB Download Cable User Guide
Intel FPGA USB Download Cable User Guide UG-USB81204 2016.10.31 Subscribe Send Feedback Contents Contents 1 Introduction to USB Download Cable... 3 1.1 USB Download Cable Revision... 3 1.2 Supported Devices
MX Educational Target User Manual
MX Educational Target User Manual Revision History Date Description Initial release. Table of Contents 1. Introduction... 4 1.1. Module Models... 4 1.2. Package Contents... 4 1.3. Key Hardware Features...
Nios Embedded Processor Development Board
Nios Embedded Processor Development Board July 2003, ver. 2.2 Data Sheet Introduction Development Board Features Functional Overview This data sheet describes the features and functionality of the Nios
CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND:
CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Getting familiar with DE2 board installation, properties, usage.
Quick Tutorial for Quartus II & ModelSim Altera
Quick Tutorial for Quartus II & ModelSim Altera By Ziqiang Patrick Huang Hudson 213c Ziqiang.huang@duke.edu Download & Installation For Windows or Linux users : Download Quartus II Web Edition v13.0 (ModelSim
USB BitJetLite Download Cable
USB BitJetLite Download Cable User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Product Version: 1.0 Document Version: 1.0 Document Date: Copyright 2010,.All
Images Scientific OWI Robotic Arm Interface Kit (PC serial) Article
Images Scientific OWI Robotic Arm Interface Kit (PC serial) Article Images Company Robotic Arm PC Interface allows real time computer control and an interactive script writer/player for programming and
FPGA Introductory Tutorial: Part 1
FPGA Introductory Tutorial: Part 1 This tutorial is designed to assist in learning the basics of the Altera Quartus II v9.0 software. Part 1 of the tutorial will cover the basics of creating a Project,
Modtronix Engineering Modular Electronic Solutions SBC28DC. Single board computer for 28 pin DIP PICs
Modtronix Engineering Modular Electronic Solutions Single board computer for 28 pin DIP PICs Table of Contents 1 Introduction...2 2 Features...4 3 Expansion Connectors...5 3.1 Daughter Board Connectors...5
N8VEM S-100 BACKPLANE VERSION 04 MAY 3, 2015 J.B.
N8VEM S-100 BACKPLANE VERSION 04 MAY 3, 2015 J.B. Background. This board is a copy of Andrew Lynch s Version 03 board (with 8 slots) but with added features. Added features: 9 SLOT Active Termination (copied
8051 Intermidiate Development Board. Product Manual. Contents. 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help
8051 Intermidiate Development Board Product Manual Contents 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help 1. Overview 2. Features The board is built on a high quality FR-4(1.6
EVB-USB2240-IND User Manual Revision B
Copyright 2009 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently,
MAXQ622 Evaluation Kit Evaluates: MAXQ622
General Description The MAXQ622 evaluation kit (EV kit) provides a proven platform for conveniently evaluating the capabilities of the MAXQ622 low-power, 16-bit, RISC microcontroller with USB interface
Rapid28iXL PIC Prototyping PCB User Manual
Description Features This is a PCB designed to facilitate the rapid prototyping of a device based on a 28 pin Microchip PIC microcontroller. To allow users to focus on their application, we take care of
Tutorial on Quartus II Introduction Using Verilog Code
Tutorial on Quartus II Introduction Using Verilog Code (Version 15) 1 Introduction This tutorial presents an introduction to the Quartus II CAD system. It gives a general overview of a typical CAD flow
B1DIL. AVR32 USB Module. Rev. 1.0 Documentation Rev. 4. Reusch Elektronik Reusch Elektronik, Dipl.-Ing. (FH) Rainer Reusch
AVR32 USB Module Rev. 1.0 Documentation Rev. 4 Reusch Elektronik 2011 Reusch Elektronik, Dipl.-Ing. (FH) Rainer Reusch www.reusch-elektronik.de http://products.reworld.eu/b1dil.htm File: _Manual Created:
University of Florida EEL 4744 Drs. Eric M. Schwartz, Karl Gugel & Tao Li Department of Electrical and Computer Engineering
Page 1/9 Revision 1 OBJECTIVES In this document you will learn how to solder and to debug a board as you are building it. REQUIRED MATERIALS Website documents o UF 68HC12 Development Board Manual (board
Digilab 2 XL Reference Manual
125 SE High Street Pullman, WA 99163 (509) 334 6306 (Voice and Fax) www.digilentinc.com PRELIMINARY Digilab 2 XL Reference Manual Revision: May 7, 2002 Overview The Digilab 2 XL (D2XL) development board
Rapid40iXL PIC Prototyping PCB User Manual
Description This is a PCB designed to facilitate the rapid prototyping of a device based on a 40 pin Microchip PIC microcontroller. To allow users to focus on their application, we take care of key housekeeping
ECE 353 Lab 4. MIDI Receiver in Verilog. Professor Daniel Holcomb UMass Amherst Fall 2016
ECE 353 Lab 4 MIDI Receiver in Verilog Professor Daniel Holcomb UMass Amherst Fall 2016 Timeline and Grading for Lab 4 Lectures on 11/15 and 11/17 Due on 12/12 Demos in Duda hall Schedule will be posted
Polmaddie6 User Manual. Issue 1.0
Polmaddie6 User Manual Issue 1.0 2 Foreword PLEASE READ THIS ENTIRE MANUAL BEFORE PLUGGING IN OR POWERING UP YOUR POLMADDIE6 BOARD. PLEASE TAKE SPECIAL NOTE OF THE WARNINGS WITHIN THIS MANUAL. Trademarks
BMC24. MIDI TO GATE CONVERTER DOCUMENTATION. This documentation is for use with the "Euro Style" bottom board.
BMC24. MIDI TO GATE CONVERTER DOCUMENTATION. This documentation is for use with the "Euro Style" bottom board. A. USING THE MIDI TO GATE CONVERTER B. PARTS LIST C. BUILDING INSTRUCTIONS D. SCHEMATICS Revision.
Digilab 2E Reference Manual
Digilent 2E System Board Reference Manual www.digilentinc.com Revision: February 8, 2005 246 East Main Pullman, WA 99163 (509) 334 6306 Voice and Fax Digilab 2E Reference Manual Overview The Digilab 2E
Rapid40i PIC Prototyping PCB User Manual
Description This is a PCB designed to facilitate the rapid prototyping of a device based on a 40 pin Microchip PIC microcontroller. To allow users to focus on their application, we take care of key housekeeping
Revision: 5/7/ E Main Suite D Pullman, WA (509) Voice and Fax. Power jack 5-9VDC. Serial Port. Parallel Port
Digilent Digilab 2 Reference Manual www.digilentinc.com Revision: 5/7/02 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview The Digilab 2 development board (the D2) features the
AVR Intermediate Development Board. Product Manual. Contents. 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help
AVR Intermediate Development Board Product Manual Contents 1) Overview 2) Features 3) Using the board 4) Troubleshooting and getting help 1. Overview 2. Features The board is built on a high quality FR-4(1.6
University of Florida EEL 3701 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering Revision 0 12-Jun-16
Page 1/14 Quartus Tutorial with Basic Graphical Gate Entry and Simulation Example Problem Given the logic equation Y = A*/B + /C, implement this equation using a two input AND gate, a two input OR gate
Flexible 32-bit PCI to MiniPCI Express Adapter
About this Document Flexible 32-bit PCI to MiniPCI Express Adapter Hardware Manual June 01, 2011 Revision 1.1 Page 1 About this Document Contents 1 About this Document... 4 1.1 Purpose... 4 1.2 Feedback...
ULTIMATE CART FIRMWARE UPGRADE GUIDE
Page 1 ULTIMATE CART FIRMWARE UPGRADE GUIDE This guide is intended as a reference to help understand the firmware upgrade process for the Ultimate Cart and highlight potential issues. It is not a comprehensive
PB-MC-AVR28 28 Pin AVR Full Size Development Board
PB-MC-AVR28 28 Pin AVR Full Size Development Board PB-MC-AVR28-UG TABLE OF CONTENTS 1. OVERVIEW... 1 1.1. Introduction... 1 1.2. References... 1 1.2.1. Referenced Documents... 1 1.2.2. Acronyms and Abbreviations...
AXE Stack 18. BASIC-Programmable Microcontroller Kit. An inexpensive introduction to microcontroller technology for all ability levels
Ltd AXE Stack 18 BASIC-Programmable Microcontroller Kit a division of An inexpensive introduction to microcontroller technology for all ability levels Free Windows interface software Programmable in BASIC
KwikStik-K40 Hardware Errata Rev. 5
KwikStik-K40 Hardware Errata Rev. 5 Freescale Semiconductor Inc. KWIKSTIKK40HWER Table of Contents Introduction... 4 KWIKSTIK_01: K40X256 MCU cannot be turned OFF using the ON/OFF switch... 5... 5... 5...
SensorXplorer TM Installation Guide
VISHAY SEMICONDUCTORS www.vishay.com Optical Sensors By Samy Ahmed OVERVIEW The SensorXplorer TM is a demonstration kit designed to help evaluate Vishay s digital sensors featured on Vishay s sensor boards.
V1BOOST-STEPPER Unipolar Stepper Motor BoosterPack for the MSP430 LaunchPad. User s Guide
V1BOOST-STEPPER Unipolar Stepper Motor BoosterPack for the MSP430 LaunchPad User s Guide Revised July 2012 CONTENTS 1 Introduction... 3 1.1 Overview... 3 1.2 Features... 3 1.3 Additional Information...
Chameleon POD Specification v1.2
Chameleon POD Specification v1.2 amt.chm.ug.000 / version v1.2 / 10.09.2002 by Laurent Gauch Amontec Logic Road 123 Sur Vigne CH-1641 Vuippens Switzerland SUMMARY This document is the official specification
PANDORA HACKER GUIDE
PANDORA HACKER GUIDE WARNING: Modifying your PCB is not covered by your warranty and any damage caused as a result will be the sole responsibility of the owner to fix or to have fixed at a fee set by the
PICado Alpha Development Board V1.0
V1.0 Bluetooth Transceiver Module HC-05 Four onboard FET power output stage 34 freely assignable I/O pins ICSP interface 2015 Jan Ritschard, All rights reserved. V1.0 Table of Contents 1. Introduction...
This manual provides information for the final user application developer on how to use SPC57S-Discovery microcontroller evaluation board.
User manual SPC570S-DISP: Discovery+ Evaluation Board Introduction This manual provides information for the final user application developer on how to use SPC57S-Discovery microcontroller evaluation board.
KIT34901EFEVB Evaluation Board
Freescale Semiconductor, Inc. User s Guide Document Number: KT34901UG Rev. 1.0, 2/2014 KIT34901EFEVB Evaluation Board Featuring the MC34901 High Speed CAN Transceiver Contents Figure 1. KIT34901EFEVB Evaluation
APEX DSP Development Board
APEX DSP Development Board (Starter Version) April 2002, ver. 1.3 Data Sheet Features Powerful development board for digital signal processing (DSP) designs featuring the APEX EP20K200E-1X device in a
BUILDING YOUR KIT. For the Toadstool Mega328.
BUILDING YOUR KIT For the Toadstool Mega328 www.crash-bang.com @crashbang_proto This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. Congratulations! You re
SBC45EC. Single board computer for 44 pin PLCC PICs
Single board computer for 44 pin PLCC PICs Table of Contents 1 Introduction...3 2 Features...4 3 Expansion Connectors...5 3.1 Frontend Connectors...5 3.1.1 Connecting IDC connectors to the Frontend Connector...5
Digilab 2 Reference Manual
125 SE High Street Pullman, WA 99163 (509) 334 6306 (Voice and Fax) www.digilentinc.com PRELIMINARY Digilab 2 Reference Manual Revision: November 19, 2001 Overview The Digilab 2 (D2) development board
USB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup using a USB Debug Adapter
C8051F38X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F38x Development Kit contains the following items: C8051F380 Target Board C8051Fxxx Development Kit Quick-start Guide Silicon Laboratories
A Beginner's Guide to MAX+plus II
A Beginner's Guide to MAX+plus II Author: Jacinda Clemenzi - Last Updated: December 20, 2001 Last Revised: Frank Honoré - January 23, 2004 The purpose of this guide is to provide a tutorial that will help
Sprinkler Controller Assembly Manual
Sprinkler Controller Assembly Manual V1.0 Doug Jackson VK1ZDJ September 2010 Licence The Sprinkler Controller Design, PCB layout, Manual, and Firmware is Copyright 2010, by Douglas Jackson, VK1ZDJ. This
3-60MHZ HF PIC18F2550 USB
Fox Delta Amateur Radio Projects & Kits FD- AAZ-0217A Project Tech Info Doc: 3-60MHZ HF PIC18F2550 USB Antenna Analyzer AAZ- 0217A KIT: 3-60MHZ USB Antenna Analyzer Si5351 Assembly: M1 Kits are supplied
EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 7: VHDL and DE2 Board. Name: Date:
EXPERIMENT # 7: VHDL and DE2 Board Name: Date: Equipment/Parts Needed: Quartus II R Web Edition V9.1 SP2 software by Altera Corporation USB drive to save your files Objective: Learn how to create and modify
NIOS CPU Based Embedded Computer System on Programmable Chip
NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated
USB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup using a USB Debug Adapter
C8051F2XX DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F2xx Development Kits contain the following items: C8051F206 or C8051F226 Target Board C8051Fxxx Development Kit Quick-Start Guide Silicon
um-fpu64 Floating Point Coprocessor 28-pin Breakout Board Introduction Bare um-fpu64 28-pin Breakout Board
Floating Point Coprocessor Breakout Board Introduction The breakout board has all of the required connections, and provides access to all um- FPU64 pins. It can be used as a development board or for permanently
Shack Clock kit PCB Revision: QCU Rev 1 or QCU Rev 3
1. Introduction Shack Clock kit PCB Revision: QCU Rev 1 or QCU Rev 3 Thank you for purchasing this QRP Labs Shack Clock kit. The kit uses the same PCB and bag of components as some other QRP Labs kits.
Building and using JasperMIDI
Building and using JasperMIDI Table of Contents Introduction... Bill Of Materials... 2 Building Choices... 3 Construction... 4 Installing in a Jasper enclosure... 5 Standalone use... 6 Using JasperMIDI...
Tutorial on Quartus II Introduction Using Schematic Designs
Tutorial on Quartus II Introduction Using Schematic Designs (Version 15) 1 Introduction This tutorial presents an introduction to the Quartus II CAD system. It gives a general overview of a typical CAD
The FED PIC Flex 2 Development Boards
The FED PIC Flex 2 Development Boards THE FED PIC Flex Development board offers a host for 28 or 40 pin devices and includes LED's, switches, transistor switches, USB interface, serial port, support circuitry,
AN 839: Design Block Reuse Tutorial
AN 839: Design Block Reuse Tutorial for Intel Arria 10 FPGA Development Board Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents
AC/DC. Adapter. Ribbon. Cable Serial. Serial. Adapter. Figure 1. Hardware Setup using an EC2 Serial Adapter
C8051F32X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F32x Development Kit contains the following items: C8051F320 Target Board C8051Fxxx Development Kit Quick-Start Guide C8051F32x Development
PAC5523EVK1. Power Application Controllers. PAC5523EVK1 User s Guide. Copyright 2017 Active-Semi, Inc.
PAC5523EVK1 Power Application Controllers PAC5523EVK1 User s Guide www.active-semi.com Copyright 2017 Active-Semi, Inc. CONTENTS Contents...2 Overview...3 PAC5523EVK1 Resources...5 Pinout and Signal Connectivity...5
HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:
HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at: http://cmsdoc.cern.ch/cms/hcal/document/countinghouse/dcc/dcctechref.pdf Table
MachXO Starter Evaluation Board User s Guide
MachXO Starter Evaluation Board April 00 Revision: ebug_0. Introduction The Lattice provides a convenient platform to evaluate, test and debug user designs. The board features a Lattice MachXO cross-over
NB3H83905CDGEVB. NB3H83905CDGEVB Evaluation Board User's Manual EVAL BOARD USER S MANUAL
NB3H83905CDGEVB Evaluation Board User's Manual EVAL BOARD USER S MANUAL Device Description The NB3H83905CDG device is a 1.8 V, 2.5 V or 3.3 V VDD core Crystal input 1:6 LVTTL/LVCMOS fanout buffer with
ARDUINO UNO REV3 SMD Code: A The board everybody gets started with, based on the ATmega328 (SMD).
ARDUINO UNO REV3 SMD Code: A000073 The board everybody gets started with, based on the ATmega328 (SMD). The Arduino Uno SMD R3 is a microcontroller board based on the ATmega328. It has 14 digital input/output
Preliminary. PACKAGE - 28-pin MLP (5mm X 5mm) Example Circuit Diagram CP V. 48MHz Oscillator. USB Function Controller 512B EEPROM
Preliminary Single-Chip USB to UART Bridge SINGLE-CHIP USB to UART DATA TRANSFER - Integrated USB Transceiver; No External Resistors Required - Integrated Clock; No External Crystal Required - Integrated
QUASAR PROJECT KIT # ATMEL AVR PROGRAMMER
This kit is a simple but powerful programmer for the Atmel AT90Sxxxx ( AVR ) family of microcontrollers. The Atmel AVR devices are a low-power CMOS 8-bit microcontroller using a RISC architecture. By executing
5I20 ANYTHING I/O MANUAL
5I20 ANYTHING I/O MANUAL Version 1.9 This page intentionally not blank 12 24 LOOPBACK Table of Contents GENERAL.......................................................... 1 DESCRIPTION.................................................
QUARTUS II Altera Corporation
QUARTUS II Quartus II Design Flow Design Entry Timing Constraints Synthesis Placement and Routing Timing, Area, Power Optimization Timing and Power Analyzer Optimized Design 2 Can I still use a Processor?
Exercise 1: Introduction to Digital Circuits EE214 Fall 2014
Exercise 1: Introduction to Digital Circuits EE214 Fall 2014 I am submitting my own work in this exercise, and I am aware of the penalties for cheating that will be assessed if I submit work for credit
User Manual Rev. 0. Freescale Semiconductor Inc. FRDMKL02ZUM
FRDM-KL02Z User Manual Rev. 0 Freescale Semiconductor Inc. FRDMKL02ZUM 1. Overview The Freescale Freedom development platform is an evaluation and development tool ideal for rapid prototyping of microcontroller-based
LED Knight Rider. Yanbu College of Applied Technology. Project Description
LED Knight Rider Yanbu College of Applied Technology Project Description This simple circuit functions as a 12 LED chaser. A single illuminated LED 'walks' left and right in a repeating sequence, similar
U2DIL. AVR USB Module. Rev. 1.1 Documentation Rev. 37. Reusch Elektronik Reusch Elektronik, Dipl.-Ing. (FH) Rainer Reusch
AVR USB Module Rev. 1.1 Documentation Rev. 37 Reusch Elektronik 2010 Reusch Elektronik, Dipl.-Ing. (FH) Rainer Reusch www.reusch-elektronik.de http://products.reworld.eu/u2dil.htm File: _Manual Created: