USB 3.1 Type-C Hardware Checklist
|
|
|
- Emil Summers
- 5 years ago
- Views:
Transcription
1 USB 3.1 Type-C Hardware Checklist July 2015 Technical Note TN1299 Introduction While designing USB 3.1 Type-C solution hardware using LIF-UC devices (LIF-UC110, LIF-UC120, LIF- UC140), designers must pay special attention to the critical hardware requirements. This technical note describes the critical hardware requirements related to the USB 3.1 Type-C solutions. This document does not provide detailed step-bystep instructions, but offers a high-level summary and checklist to assist in the design process. The LIF-UC ultra-low power and non-volatile devices are available in three versions. LIF-UC110 for CD/PD for charger applications LIF-UC120 for CD/PD PHY for hosts/devices applications LIF-UC140 for CD/PD for hosts/devices applications Note: You must be familiar with the features described in DS1052, Lattice USB Type-C Solution Data Sheet to understand this document. The critical hardware areas covered in this technical note includes: Power supply related to the LIF-UC devices supply rails and how to connect them to the PCB and the associated system Configuration of LIF-UC devices and how to perform the configuration mode selection Checklist of the USB 3.1 Type-C interface and critical signals Power Supply VCC (Core Supply Voltage), SPI_VCCIO1 and VPP_2V5 determine the stability of the LIF-UC110 and LIF-UC120 devices. VCC, VCCIO_2, SPI_VCC and VPP_2V5 determine the stability of the LIF-UC140 devices. The power supply needs to be at a valid and stable level before the device can become operational. Refer to the family data sheet for specific voltage requirements. Table 1. Power Supply Voltage Levels and Description Power Supply Voltage (Nominal Value) Description VCC 1.2 V Core supply voltage VCCIO_X 3.3 V Power supply I/O banks VPP_2V5 NVCM (Non-volatile Configuration Memory) programming and operating supply voltage connected to 3.3V power supply through the diode 2.5 V VPP_FAST Unconnected Optional fast NVCM programming supply SPI_VCC 3.3 V SPI interface supply voltage for LIF-UC140 SPI_VCCIO1 3.3 V SPI interface supply voltage for LIF-UC110 and LIF-UC120 VCCPLL 1.2 V Analog power supply voltage GNDPLL 0 V Analog Power supply GND Notes: VCCPLL must be tied to VCC when PLL is not in use. External power supply filter is required for VCCPLL and GNDPLL. VPP_FAST is not available in LIF-UC110 and LIF-UC120 devices 2015 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 1 TN1299_1.1
2 Analogue Power Supply Filter for PLL USB 3.1 Type-C Hardware Checklist The LIF-UC sysclock PLL contains analog blocks. Hence PLL requires a separate power and ground which is quiet and stable to reduce the output clock jitter of the PLL on device with external VCCPLL supply pins. Figure 1 and Figure 2 shows the recommended circuit for isolating PLL supplies. Figure 1. LIF-UC110, LIF-UC120 Isolating PLL Supplies 1V2 Rs VCCPLL 100 Ohms 10 uf 100 nf CLF CHF Figure 2. LIF-UC140 Isolating PLL Supplies 1V2 Rs VCCPLL 100 Ohms 10 uf 100 nf CLF CHF GNDPLL Configuration Considerations The LIF-UC devices contain two types of memory. CRAM (Configuration RAM) NVCM (Non-volatile Configuration Memory) CRAM contains an active configuration. NVCM provides on-chip storage of the configuration data. It is one-time programmable and recommended for a mass-production. The configuration and programming of the LIF-UC devices from external memory by using the SPI port is in Master and Slave mode. In Master SPI mode, the device configures its CRAM from an external SPI Flash connected to it. In Slave mode, Lattice Diamond Programmer or embedded processor configures the device. For the LIF-UC device family, signal on the pin SPI_SS_B determines the configuration of LIF-UC. SPI_SS_B=0 => LIF-UC CRAM is configured from an external SPI SPI_SS_B=1 => LIF-UC is configured from the NVCM 2
3 USB 3.1 Type-C Hardware Checklist SPI_SS_B pin is sampled after Power-on-Reset (POR) is released or CRESET_B is held low or toggled (High-Low- High). Table 2. Configuration Pins Pin Name Function Direction External Termination Notes CRESET_B Configuration Reset, Refer to the Schematics section in A low on CRESET_B Active Low Input DS1052, Lattice USB Type-C Solution delay s configuration Data Sheet CDONE SPI_VCC SPI_VCCIO1 SPI_SI SPI_SO SPI_SCK Configuration Done output from LIF-UC SPI interface supply voltage for LIF-UC140 SPI interface supply voltage for LIF-UC110 and LIF-UC120 SPI serial input to the LIF-UC, in both Master and Slave modes SPI serial output from the LIF-UC, in both Master and Slave modes SPI clock Supply Supply Input Input/ SPI_SS_B Chip select Input (Slave mode)/ (Master mode) IOs as Weak Pulled-Up During Configuration Refer to the Schematics section in DS1052, Lattice USB Type-C Solution Data Sheet 10 kohm pull-ups to VCC_SPI or SPI_VCCIO1 are recommended 10 kohm pull-ups to VCC_SPI or SPI_VCCIO1 in Master mode and 10 kohm pull-down in Slave mode Direction based on Master or Slave modes During configuration, Lattice device IO pins are weak pulled-up for a time duration of 40 ms to 70 ms. Customers should design their circuit considering this IO behavior. 3
4 USB 3.1 Type-C Hardware Checklist Checklist Table 3. USB Type-C Hardware Checklist Sr. No USB 3.1 Type-C Hardware Checklist OK N/A 1 Power Supply 1.1 Core supply VCC at 1.2 V 1.2 I/O Power Supply VCCIO 0-3 at 3.3 V 1.3 SPI_VCC at 3.3 V 1.4 SPI_VCCIO1 at 3.3 V 1.5 VCCPLL pulled to VCC even if PLL is not used 1.6 Power supply filter for VCCPLL and GNDPLL 1.7 GNDPLL must NOT be connected to the board 2 Power-On-Reset (POR) Inputs 2.1 VCC 2.2 SPI_VCC or SPI_VCC VCCIO_ VPP_2V5 2.5 VPP_FAST 3 Configuration 3.1 Configuration mode based on SPI_SS_B 3.2 Pull-up on CRESET_B, CDONE pin 4 IO Pin Assignment 4.1 LVDS pin assignment considerations 5 Type-C Hardware Requirements 5.1 IO Pins are weak Pulled-up during configuration 5.2 CC1_RP and CC2_RP resistor value 36 kohms + or - 20% pull up to 3.3 V for advertising Default USB current 12 kohms + or - 5% pull up to 3.3 V for advertising 1.5 A USB current 4.7 kohms + or - 5% pull up to 3.3 V for advertising 3.0 A USB current 5.3 CC1_RD and CC2_RD resistor value 5.1 kohms 5.4 VCONN_5V Supply at 5 V 5.5 Resistor value tolerance should be as per BOM 5.6 Capacitor value tolerance can be + or 10% and voltage rating should be two times of operating supply 5.7 Source and Drain connections of CC line protection MOSFETs 5.8 Pull-up Resistors for RGB0, RGB1 and RGB2 5.9 VBUS resistor divider values should calculate according to VBUS voltage. 4
5 Technical Support Assistance Submit a technical support case through Revision History USB 3.1 Type-C Hardware Checklist Date Version Change Summary July Updated Introduction section. Revised list of critical hardware areas covered in this technical note. Updated Analogue Power Supply Filter for PLL section. Changed 100 W to 100 Ohms in Figure 1, LIF-UC110, LIF-UC120 Isolating PLL Supplies and Figure 2, LIF-UC140 Isolating PLL Supplies. Updated Checklist section. Formatted checklist headings in Table 3, USB Type-C Hardware Checklist. Merged and revised CC1_RP and CC2_RP resistor value. Revised 5.5 Resistor value tolerance. June Initial release. 5
CrossLink Hardware Checklist Technical Note
FPGA-TN-02013 Version 1.1 August 2017 Contents Acronyms in This Document... 3 Introduction... 4 Power Supplies... 5 CrossLink MIPI D-PHY and PLL Power Supplies... 5 Power Estimation... 6 Configuration
LatticeXP2 Hardware Checklist
September 2013 Technical Note TN1143 Introduction Starting a complex system with a large FPGA hardware design requires that the FPGA designer pay attention to the critical hardware implementation to increase
Dual Boot and Background Programming with Platform Manager 2
Dual Boot and Background Programming March 2015 Technical te TN1284 Introduction The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is
SiliconBlue. SiliconBlue Technologies iceman65 Board. Programmable Solutions for Consumer Handheld. 7-MAY-2008 (v1.
February 2008 1 SiliconBlue SiliconBlue Technologies iceman65 Board Programmable Solutions for Consumer Handheld 7-MAY-2008 (v1.1) February 2008 2 Agenda iceman65 Kit Programming Options More Information
ice40 Programming and Configuration Technical Note
FPGA-TN-02001 Version 3.0 January 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Configuration Overview... 6 3. Configuration Mode Selection... 8 3.1. Mode Selection for ice40 LP/HX,
Lattice USB Type-C Solution Design Document
October 2016 Introduction Reference Design RD1210 This design document describes the implementation details of the following Lattice FPGA based USB Type-C solutions: CD/PD for Hosts/Devices Dual Role Port
MachXO2 SED Usage Guide
January 2017 Introduction Technical Note TN1206 Memory errors can occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon first became
Programming Cables User Guide
FPGA-UG-02042 Version 26.1 May 2018 Contents 1. Features... 4 2. Programming Cables... 4 3. Programming Cable Pin Definitions... 5 4. Programming Software... 7 5. Target Board Design Considerations...
ice65 mobilefpga Configuration & Programming Overview 05/12/2010
ice65 mobilefpga Configuration & Programming Overview 05/12/2010 Configuration vs. Programming CONFIGURATION ice65 is a standard SRAM FPGA (reconfigurable) During power up, a configuration image is loaded
LatticeECP2/M Soft Error Detection (SED) Usage Guide
Detection (SED) Usage Guide July 2008 Introduction Technical Note TN1113 Soft errors occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon
ice40hx-8k Breakout Board User Guide EB85 Version 1.1, January 2016
icehx-k reakout oard User Guide E Version., January icehx-k reakout oard Introduction Thank you for choosing the Lattice icehx-k reakout oard. This document provides technical information and instructions
MachXO3 Soft Error Detection (SED)/ Correction (SEC) Usage Guide
March 2017 Technical Note TN1292 Introduction Memory errors can occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon first became an
MV-65 sends MIDI Bank Select and Program Change messages in 16 banks of 8 program each.
MIDI Program Change and Bank Select chip MV-65 Chip MV-65 PedalSync MIDI Program Change and Bank Select chip MV-65 is designed to add additional functionality to the PedalSync Master Control Dev. Board
ice40lm Barcode Emulation Solution Control Registers and Data Buffer
ice40lm Barcode Emulation Reference Design October 2013 General Description Reference Design RD1191 The ice40lm Barcode Emulation Reference Design allows any device with an LED to be able to transmit bar
ice40 Ultra Self-Learning IR Remote User s Guide
ice40 Ultra Self-Learning IR Remote User s Guide June 2014 UG74_1.0 Introduction ice40 Ultra Self-Learning IR Remote User s Guide This guide describes how to use the ice40 Ultra Mobile Development Platform
Powering Up and Programming the ProcessorPM isppac-powr605
the ProcessorPM isppac-powr605 April 2011 Application Note AN6082 Introduction This application note discusses the states of the ProcessorPM isppac -POWR605 device s open drain logic outputs (IN_OUT1 to
Reference Design RD1065
April 011 Reference Design RD1065 Introduction Most microprocessors have a General Purpose Input/Output (GPIO) interface to communicate with external devices and peripherals through various protocols These
Minimizing System Interruption During Configuration Using TransFR Technology
October 2015 Technical Note TN1087 Introduction One of the fundamental benefits of using an FPGA is the ability to reconfigure its functionality without removing the device from the system. A number of
ice40 LP/HX Family Data Sheet DS1040 Version 3.4, October 2017
ice40 LP/HX Family Data Sheet DS1040 Version 3.4, October 2017 Introduction March 2017 Data Sheet DS1040 Features Flexible Logic Architecture Five devices with 384 to 7,680 LUT4s and 10 to 206 I/Os Ultra
LED1 LED2. Capacitive Touch Sense Controller LED3 LED4
October 2012 Introduction Reference Design RD1136 Capacitive sensing is a technology based on capacitive coupling which takes human body capacitance as input. Capacitive touch sensors are used in many
ice40hx-8k Breakout Board User s Guide
icehx-8k reakout oard User s Guide November E8_. icehx-8k reakout oard Introduction Thank you for choosing the Lattice icehx-8k reakout oard. This document provides technical information and instructions
ISP Engineering Kit Model 300
TM ISP Engineering Kit Model 300 December 2013 Model 300 Overview The Model 300 programmer supports JTAG programming of all Lattice devices that feature non-volatile configuration elements. The Model 300
isppac-powr1208p1 Evaluation Board PAC-POWR1208P1-EV
March 2007 Introduction Application Note AN6059 The Lattice Semiconductor isppac -POWR1208P1 In-System-Programmable Analog Circuit allows designers to implement both the analog and digital functions of
LatticeXP2 Soft Error Detection (SED) Usage Guide
Detection (SED) Usage Guide October 2012 Introduction Technical Note TN1130 Soft errors occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon
LatticeXP2 Dual Boot Usage Guide
May 2007 Introduction Technical Note TN1144 Complementing its internal Flash configuration memory, the LatticeXP2 also provides support for inexpensive SPI Flash devices. This provides the ability to use
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK PLL & PLLVCO Serial Programming Interface
USB-to-I2C. Ultra Hardware User s Manual.
USB-to-I2C Ultra Hardware User s Manual https://www.i2ctools.com/ Information provided in this document is solely for use with the USB-to-I2C Ultra product from SB Solutions, Inc. SB Solutions, Inc. reserves
Programming the isppac-powr1220at8 in a JTAG Chain Using the ATDI Pin
in a Chain Using the A Pin February 2011 Application Note AN6068 Introduction The primary function of the isppac -POWR is to monitor, measure, trim/margin and to sequence the application of power to electronic
41C Flexible Hardware Module
4C Flexible Hardware Module 208 Systemyde International Corporation Every effort has been made to ensure the accuracy of the information contained herein. If you find errors or inconsistencies please bring
NCN1154MUTGEVB. NCN1154 DP3T USB 2.0 High Speed Audio Switch Evaluation Board User's Manual EVAL BOARD USER S MANUAL
NCN54 DP3T USB.0 High Speed Audio Switch Evaluation Board User's Manual Prepared by: Bertrand RENAUD On Semiconductor EVAL BOARD USER S MANUAL OVERVIEW The NCN54 is a DP3T switch for combined true ground
USB-to-I2C. Professional Hardware User s Manual.
USB-to-I2C Professional Hardware User s Manual https://www.i2ctools.com/ Information provided in this document is solely for use with the USB-to-I2C Professional product from SB Solutions, Inc. SB Solutions,
Scalable Low-Voltage Signaling with LatticeSC/M Devices
Scalable LowVoltage Signaling July 2011 Application Note AN8085 Introduction Differential signaling has become increasingly popular in network and telecommunications markets for a number of reasons. It
LatticeECP2/M Density Migration
August 2007 Introduction Technical Note TN1160 Due to the programmable nature of FPGA devices, parts are chosen based on estimates of a system s design requirements. Choices of which FPGA to implement
WT6632F (Standard Code Version) USB Power Delivery Controller
WT6632F (Standard Code Version) Data Sheet Rev. 1.0 September 2016 Copyright Notice This data sheet is copyrighted by Weltrend Semiconductor, Inc. Do not reproduce, transform to any other format, or send/transmit
Adding Scalable Power and Thermal Management to ECP5 Using L-ASC10
Adding Scalable Power and Thermal Management to ECP5 Using L-ASC10 June 2017 Application Note AN6095 Introduction Complex hardware systems require a large number of resources for sensing analog signals,
Importing HDL Files with Platform Manager 2
August 2014 Introduction Technical Note TN1287 The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is an integrated solution combining
4. Hot Socketing and Power-On Reset in MAX V Devices
December 2010 MV51004-1.0 4. Hot Socketing and Power-On Reset in MAX V Devices MV51004-1.0 This chapter provides information about hot-socketing specifications, power-on reset (POR) requirements, and their
I 2 C Slave Controller. I 2 C Master o_timeout_intr
February 2015 Reference Design RD1140 Introduction I 2 C, or Inter-Integrated Circuit, is a popular serial interface protocol that is widely used in many electronic systems. The I 2 C interface is a two-wire
ice40 UltraPlus Image Sensor Elliptical Crypto Engine (ECC) Demo - Radiant Software User Guide
ice40 UltraPlus Image Sensor Elliptical Crypto Engine (ECC) Demo - Radiant Software FPGA-UG-02060 Version 1.0 June 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description...
Power Estimation and Management for MachXO Devices
September 2007 Technical Note TN1090 Introduction One requirement for design engineers using programmable devices is to be able to calculate the power dissipation for a particular device used on a board.
isppac-powr607 Evaluation Board User s Guide
isppac-powr0 Evaluation Board User s Guide May 00 Revision: EB8_0.0 isppac-powr0 Introduction Lattice Semiconductor s Power Manager II isppac -POWR0 device simplifies power supply design by integrating
Intel Cyclone 10 LP Device Family Pin Connection Guidelines
Intel Cyclone 10 LP Device Family Pin Connection Guidelines Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents... 3 Intel Cyclone 10 LP Pin Connection Guidelines...4 Clock and
Programming External SPI Flash through JTAG for ECP5/ECP5-5G Technical Note
Programming External SPI Flash through JTAG for ECP5/ECP5-5G FPGA-TN-02050 Version 1.0 October 2017 Contents Acronyms in This Document... 4 1. Introduction... 5 1.1. Features... 5 2. Programming External
SPI Serial Flash Programming Using ispjtag on LatticeECP/EC FPGAs
October 2005 Introduction Technical Note TN1078 Like all SRAM FPGAs the LatticeECP and LatticeEC devices need to be configured at power-up. This configuration can be done via: 1. Serial Peripheral Interface
ispclock5620a Evaluation Board: isppac-clk5620a-ev1
March 2007 Introduction Application Note AN6072 The ispclock 5620A In-System-Programmable Analog Circuit allows designers to implement clock distribution networks supporting multiple, synchronized output
LatticeXP2 sysconfig Usage Guide
January 2014 Introduction Technical Note TN1141 The memory in the LatticeXP2 FPGAs is built using Flash cells, along with SRAM cells, so that configuration memory can be loaded automatically at power-up,
Using I/O Standards in the Quartus Software
White Paper Using I/O Standards in the Quartus Software This document shows how to implement and view the selectable I/O standards for APEX TM 20KE devices in the Quartus TM software and give placement
ice40 UltraPlus sysclock PLL Design and Usage Guide Radiant Software Technical Note
ice40 UltraPlus sysclock PLL Design and Usage Guide Radiant Software FPGA-TN-02052-1.0 February 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Global Routing Resources... 5 2.1. Verilog
Level Shifter. for. Hardware User s Manual.
Level Shifter for USB-to to-i2c Hardware User s Manual https://www.i2ctools.com/ Information provided in this document is solely for use with the I2C and SPI Level Shifter from SB Solutions, Inc. SB Solutions,
Power Estimation and Management for LatticeXP2 Devices
February 2007 Introduction Technical Note TN1139 One requirement for design engineers using programmable devices is the ability to calculate the power dissipation for a particular device used on a board.
Preliminary. PACKAGE - 28-pin MLP (5mm X 5mm) Example Circuit Diagram CP V. 48MHz Oscillator. USB Function Controller 512B EEPROM
Preliminary Single-Chip USB to UART Bridge SINGLE-CHIP USB to UART DATA TRANSFER - Integrated USB Transceiver; No External Resistors Required - Integrated Clock; No External Crystal Required - Integrated
Sidewinder Development Board rev 1.0
33 Sidewinder Development Board rev 1.0 Features Altera MAX V CPLD 5M160ZT100C5 JTAG programmable USB programmable USB powered 12 On board LEDs 10 on board switches 3 RGB LEDs One 40 pin expansion headers
Power Estimation and Management for LatticeECP/EC and LatticeXP Devices
for LatticeECP/EC and LatticeXP Devices September 2012 Introduction Technical Note TN1052 One of the requirements when using FPGA devices is the ability to calculate power dissipation for a particular
EVB-USB2514Q36-BAS, USB2513 and USB Pin QFN Evaluation Board, Revision C User Manual
EVB-USB2514Q36-BAS, USB2513 and USB2512 36-Pin QFN Evaluation Board, Revision C User Manual Copyright 2009 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating
9. Hot Socketing and Power-On Reset in Stratix IV Devices
February 2011 SIV51009-3.2 9. Hot Socketing and Power-On Reset in Stratix IV Devices SIV51009-3.2 This chapter describes hot-socketing specifications, power-on reset (POR) requirements, and their implementation
Features. Description. Applications. Block Diagram PT7M3808. Fixed Voltage Diagram. Adjustable Voltage Diagram(PT7M3808G01)
Features Description Power-On Reset Generator with Adjustable Delay Time: 1.25ms to 10s. Very Low Quiescent Current: 2.8µA Typical High Threshold Accuracy: 0.5% Typ. Fixed Threshold Voltages for Standard
Connecting Spansion SPI Serial Flash to Configure Altera FPGAs
Connecting SPI Serial Flash to Configure Altera s Application By Frank Cirimele 1. Introduction Altera s are programmable logic devices used for basic logic functions, chip-to-chip connectivity, signal
MachXO Starter Evaluation Board User s Guide
MachXO Starter Evaluation Board April 00 Revision: ebug_0. Introduction The Lattice provides a convenient platform to evaluate, test and debug user designs. The board features a Lattice MachXO cross-over
ice40 LP/HX Family Data Sheet
FPGA-DS-02029-3.5 September 2018 Contents Acronyms in This Document... 5 1. General Description... 6 1.1. Features... 6 2. Product Family... 7 3. Architecture... 8 3.1. Architecture Overview... 8 3.1.1.
ice40 UltraPlus Display Frame Buffer User Guide
FPGA-UG-02009 Version 1.1 March 2017 Contents 1. Introduction... 3 1.1. Clock Generator Module... 3 1.2. Main Control Module... 3 1.3. SPRAM Module... 4 1.4. Decompress Module... 4 1.5. 8BIT2RGB Module...
5. Configuring Cyclone FPGAs
5. Configuring Cyclone FPGAs C51013-1.5 Introduction You can configure Cyclone TM FPGAs using one of several configuration schemes, including the active serial (AS) configuration scheme. This scheme is
ice40 LP/HX Family Data Sheet DS1040 Version 02.3, May 2013
ice40 LP/HX Family Data Sheet DS1040 Version 02.3, May 2013 Introduction April 2013 Data Sheet DS1040 Features Flexible Logic Architecture Four devices with 384 to 7,680 LUT4s and 21 to 206 I/Os Ultra
Evaluates: EV Kits Requiring SPI/ Parallel to USB Interface. INTF3000 Interface Board. General Description. Quick Start. Benefits and Features
INTF3000 Interface Board Evaluates: EV Kits Requiring SPI/ Parallel to USB Interface General Description The INTF3000 interface board is designed to facilitate the interfacing of Maxim s evaluation kit
MachXO2 Programming and Configuration Usage Guide
July 2017 Introduction Technical te TN1204 The MachXO2 is an SRAM-based Programmable Logic Device that includes an internal Flash memory which makes the MachXO2 appear to be a non-volatile device. The
I2C-AO112DIx I2C-Bus 4-20mA Analog Output Boards Din-Rail supports
I2C-AO2DIx I2C-Bus 4-2mA Analog Output Boards Din-Rail supports Features ingle Channel Analog Output 2-wire Current Loop 4-2 ma 2 Bits Digital to Analog Converter MCP4725 I2C-Bus Interfacing Khz, 4Khz
PedalSync. 9 Switches MV-62. Chip. Module. and
PedalSync 9 Switches MV-62 Chip and Module PedalSync 9 Switches chip MV-62 is designed for pedalboard switching controls using the extremely quiet PedalSync MV-57 ReMute Relay Bypass system. MV-62 works
IMU Axis Gyro Evaluation Board Application Note
IMU-3000 3-Axis Gyro Evaluation Board Application Note A printed copy of this document is NOT UNDER REVISION CONTROL unless it is dated and stamped in red ink as, REVISION CONTROLLED COPY. InvenSense,
User s Manual iceprogm1050, icecablem100 and SAB-XXXXX-X V 1.2
09-00156-00 User s Manual iceprogm1050, icecablem100 and SAB-XXXXX-X V 1.2 SiliconBlue Technologies Corporation 2 Table of Contents PROGRAMMING BASICS... 4 CRAM Configuration... 4 NVCM Programming... 4
9. Reviewing Printed Circuit Board Schematics with the Quartus II Software
November 2012 QII52019-12.1.0 9. Reviewing Printed Circuit Board Schematics with the Quartus II Sotware QII52019-12.1.0 This chapter provides guidelines or reviewing printed circuit board (PCB) schematics
MachXO 300mm Fab Transition Circuit Observations and Mitigation
Product Bulletin June 2017 PB1377 MachXO 300mm Fab Transition Circuit Observations and Mitigation Lattice is issuing this Product Bulletin to inform its customers of certain circuit observations and to
Design Guidelines for Intel FPGA DisplayPort Interface
2018-01-22 Design Guidelines for Intel FPGA DisplayPort Interface AN-745 Subscribe The design guidelines help you implement the Intel FPGA DisplayPort IP core using Intel FPGA devices. These guidelines
4. Hot Socketing & Power-On Reset
4. Hot Socketing & Power-On Reset CII51004-3.1 Introduction Cyclone II devices offer hot socketing (also known as hot plug-in, hot insertion, or hot swap) and power sequencing support without the use of
REV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 4-19-17 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
Power and Thermal Estimation and Management for MachXO3 Devices
October 2017 Technical Note TN1289 Introduction Key requirements for many of today s high volume FPGA applications are low power consumption and operation within challenging thermal environments. The MachXO3
REV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 4-24-17 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
EVB-USB2514Q36-BAS, USB2513 and USB Pin QFN Evaluation Board User Manual
EVB-USB2514Q36-BAS, USB2513 and USB2512 36-Pin QFN Evaluation Board User Manual Copyright 2008 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products
Genesys Logic, Inc. GL823. USB 2.0 SD/MMC Card Reader Controller. Datasheet
Genesys Logic, Inc. GL823 USB 2.0 SD/MMC Card Reader Controller Datasheet Rev. 1.00 Sep 21, 2009 Copyright Copyright 2009 Genesys Logic, Inc. All rights reserved. No part of the materials shall be reproduced
Win-I2CUSB Hardware User s Manual
Win-I2CUSB Hardware User s Manual http://www.demoboard.com Information provided in this document is solely for use with the Win-I2CUSB product from The Boardshop. The Boardshop and SB Solutions, Inc. reserve
MachXO2 Low Power Control Demo User s Guide
User s Guide April 2012 UG58_01.0 Introduction MachXO2 Low Power Control Demo There are many power saving features in the MachXO2 family of devices, such as bandgap, on-chip oscillator, PLL, etc. The purpose
USB3319. Hi-Speed USB Transceiver with 1.8V ULPI Interface - 13MHz Reference Clock PRODUCT FEATURES. Applications. Data Brief
USB3319 Hi-Speed USB Transceiver with 1.8V ULPI Interface - 13MHz Reference Clock PRODUCT FEATURES Data Brief USB-IF Hi-Speed compliant to the Universal Serial Bus Specification Rev 2.0 Interface compliant
Platform Manager 2 I 2 C Demo Design and GUI
User s Guide August 2014 UG59_1.1 Introduction The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is an integrated solution combining
EASY21x/23x-EVA. Evaluation Board for EASY21x / EASY23x PLC core. General Description. Ordering Information
Evaluation Board for EASY21x / EASY23x PLC core General Description The is an evaluation board for the PLC core modules and PLC chips just like the EASY215 or EASY235 series. The board supports all the
DK-DEV-GW2AR18. User Guide
DK-DEV-GW2AR18 User Guide DBUG230-1.01E,03/02/2018 Copyright 2018 Guangdong Gowin Semiconductor Corporation. All Rights Reserved. No part of this document may be reproduced or transmitted in any form or
USB-to-I2C Basic. Hardware User s Manual.
USB-to-I2C Basic Hardware User s Manual http://www.i2ctools.com/ Information provided in this document is solely for use with the USB-to-I2C product from SB Solutions, Inc. SB Solutions, Inc. reserves
LatticeXP2 Configuration Encryption and Security Usage Guide
May 2008 Introduction Technical Note TN1142 Unlike a volatile FPGA, which requires an external boot-prom to store configuration data, the LatticeXP2 devices are non-volatile and have on-chip configuration
LCMXO3LF-9400C SED/SEC Demo
FPGA-UG-02023 Version 1.0 June 2017 Contents 1. Introduction... 4 1.1. Demo Design Overview... 4 1.2. MachXO3-9400 Development Board and Resources... 5 2. Functional Description... 6 3. Demo Package...
USER GUIDE. Atmel OLED1 Xplained Pro. Preface
USER GUIDE Atmel OLED1 Xplained Pro Preface Atmel OLED1 Xplained Pro is an extension board to the Atmel Xplained Pro evaluation platform. The board enables the user to experiment with user interface applications
Using the LatticeMico8 Microcontroller with the LatticeXP Evaluation Board
July 2007 Introduction Technical Note TN1095 The LatticeMico8 is a flexible 8-bit microcontroller optimized for Lattice's leading edge families. This document describes the operation and use of a demonstration
REV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement
REV CHANGE DESCRIPTION NAME DATE A Release 8-1-16 B Increased +1.2V Capacitor Value & VDD12A Cap Requirement 1-16-17 Any assistance, services, comments, information, or suggestions provided by Microchip
Section 3. System Integration
Section 3. System Integration This section includes the following chapters: Chapter 9, Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family Chapter 10, Hot-Socketing
Chips MV-56 and MV-56B and Module v1.0
Four Pots Chips MV-56 and MV-56B and Module v1.0 Key Features Stores and recalls up to four (4) potentiometer settings Stores and recalls Bypass status plus two additional user-defined momentary switch
Xynergy XS Motherboard Rev3 Documentation April 24, 2012
Topic Page Overview 1 DIMM Socket 1 Power Supply 2 I/O Voltage Selection 3 I/O Connectors 3,4 I2C/SMBUS 5 RS232 5 Testing I/Os 6 SD-Card 6 USB2.0 OTG 7 Ethernet Interface 7 CAN Interfaces 8 JTAG Interfaces
DATA SHEET. Low power and low cost CPLD. Revision: 1.0. Release date: 10/10/2016. Page 1 of 14
DATA SHEET Revision: 1.0 Release date: 10/10/2016 AG1280 Low power and low cost CPLD Page 1 of 14 General Description AG1280 family provides low cost, ultra-low power CPLDs, with density is 1280 Look-Up
Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
Crystal-less Configurable Clock Generator General Description The is a programmable, high performance dual LVDS output oscillator utilizing Micrel's proven silicon MEMS technology to provide excellent
Power-Up, Power-Down, and Brownout Considerations on MT25Q, MT25T, and MT35X NOR Flash Memory
Technical Note TN-25-38: Power Supply Considerations for NOR Flash Devices Introduction Power-Up, Power-Down, and Brownout Considerations on MT25Q, MT25T, and MT35X NOR Flash Memory Introduction This technical
4. Configuring Cyclone II Devices
4. Configuring Cyclone II Devices CII51013-2.0 Introduction Cyclone II devices use SRAM cells to store configuration data. Since SRAM memory is volatile, configuration data must be downloaded to Cyclone
ice40lm Family Data Sheet DS1045 Version 1.6, October 2015
DS1045 Version 1.6, October 2015 January 2014 General Description Introduction Data Sheet DS1045 ice40lm family is an ultra-low power FPGA and sensor manager designed for ultra-low power mobile applications,
Genesys Logic, Inc. GL823K. USB 2.0 SD/MSPRO Card Reader Controller. Datasheet. Devin Qiu Q:
Genesys Logic, Inc. GL823K USB 2.0 SD/MSPRO Card Reader Controller Datasheet Devin Qiu Q:327857878 Revision 1.03 Dec. 17, 2014 Copyright Copyright 2014 Genesys Logic, Inc. All rights reserved. No part
Freedom FRDM-KV31F Development Platform User s Guide
Freescale Semiconductor, Inc. Document Number: FRDMKV31FUG User's Guide 0, 02/2016 Freedom FRDM-KV31F Development Platform User s Guide 1. Introduction The Freedom development platform is a set of software
Raspberry Pi Compute Module
Raspberry Pi Compute Module Hardware Design Guide Rev 1.0 Contents 1. Compute Module Hardware Design... 2 1.1. Powering the module... 2 1.1.1. Power sequencing... 2 1.1.2. Power requirements... 2 1.2.