ice40 UltraPlus Image Sensor Elliptical Crypto Engine (ECC) Demo - Radiant Software User Guide
|
|
- Amy Horn
- 5 years ago
- Views:
Transcription
1 ice40 UltraPlus Image Sensor Elliptical Crypto Engine (ECC) Demo - Radiant Software FPGA-UG Version 1.0 June 2018
2 Contents Acronyms in This Document Introduction Functional Description Demo Setup Configuring the MDP Board Setting Jumpers and Switches Programming SPI Flash on the MDP Board Installing the Software Package on the PC Running the ECC Encryption Demo Technical Support Assistance Revision History Figures Figure 2.1. ECC Demo Diagram... 4 Figure 3.1. MDP Board Configuration... 5 Figure 3.2. FT_PROG Shortcut... 6 Figure 3.3. Scan and Parse Device in FTDI FT_Prog Window... 7 Figure 3.4. Enable PORT-B UART Mode in FTDI FT_Prog Window... 7 Figure 3.5. Program Devices Window... 8 Figure 3.6. Radiant Programmer Getting Started Window... 9 Figure 3.7. Radiant Programmer Start Window Figure 3.8. Radiant Programmer Window Figure 3.9. Device Properties Windows Figure T+ SerialPort_WPF.exe File Figure Visual C++ Redistributable in Programs and Features Figure 4.1. T+ SerialPort_WPF GUI Main Window Tables Table 3.1. Detailed Information of the Board Configuration... 6 Table 3.2. Flash Memory Allocation... 9 All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 2 FPGA-UG
3 Acronyms in This Document A list of acronyms used in this document. Acronym Definition ECC FPGA MDP SPI USB Elliptic Curve Cryptography Field-Programmable Gate Array Mobile Development Platform Serial Peripheral Interface Universal Serial Bus All other brand or product names trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. FPGA-UG
4 1. Introduction IoT devices, similarly to personal computers, are facing hacking attacks. Data captured by these devices can be sensitive and should be protected. Encryption techniques, such as Elliptic Curve Cryptography (ECC), provide the encryption and the decryption devices the ability to generate and share keys for private encrypted communication. 2. Functional Description This demo implements a soft ECC block within the ice40 Ultra Plus FPGA. This block uses AES 128 encryption, generates private and public keys and stores them in secure memory to support asymmetric secure encryption. Data captured by the FPGA from sensors can be securely transferred to PC through UART. Figure 2.1 shows the diagram of this ECC demo. The Crypto Engine in ice40 device is responsible for: ECC key pair generation, exchange, and decryption AES128 Encryption Volatile keys not accessible outside of engine Built-in API for key exchange and AES encryption Camera Sensor DVP video Interface ice40 Device Crypto Engine UART MCU/ Radio/ Modem Figure 2.1. ECC Demo Diagram All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 4 FPGA-UG
5 3. Demo Setup 3.1. Configuring the MDP Board Setting Jumpers and Switches Board reconfiguration is needed before running this demo. Figure 3.1 highlights (in orange boxes) all switches and jumpers needed to be verified or reconfigured on the Mobile Development Platform (MDP) board. J17 Pins 9-10 SW2 ON J25 Pins J19 Vertical Jumpers J23 Pins 2-3 SW5-1 ON SW5-2 ON J18 Pins 1-2 J28 Pins 1-2 J26 Pins 9-10 SW9 All set to off (down) J27 Pins 1-2 Pins 3-4 Pins 7-8 Figure 3.1. MDP Board Configuration All other brand or product names trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. FPGA-UG
6 Table 3.1 lists the detailed information of these configurations on switches and jumpers. Table 3.1. Detailed Information of the Board Configuration Items Configuration Description J17, J26 Shunt pin 9-10 Disable ICE40UP5K_A/C devices. J25 Shunt pin Disable ICE40UP5K_B device. J27 Shunt pin 1-2,7-8 Enable ICE40UP5K_D device. Shunt pin 3-4 Provide power supply to camera sensor from USB cable. J28 Shunt pin 1-2 Board control, for programming SPI Flash. J19 Shunt pin 1-3,2-4 (vertical) Enable programming SPI Flash. J23 Shunt pin 2-3 Use Xtal U14 as clock source. SW2 Set to ON Power switch, slide down for power-on. SW5 All set to ON Select ICE40UP5K_D as target device. SW9 All set to OFF Remove BLE module from system SPI bus To enable PORT-B UART communication in FTDI chip: Download the FT_Prog tool from FT_PROG EEPROM Program Utility and install it. Once the installation is completed, the FT_Prog tool shortcut appears on the desktop as shown in Figure 3.2. Figure 3.2. FT_PROG Shortcut Connect the MDP board to the PC through the USB cable. Switch SW2 to ON. Double-click the FT_PROG shortcut to launch the tool. The FTDI FT_Prog window appears as shown in Figure 3.3. Select DEVICES > Scan and Parse to read out the configuration from U9 on the MDP board. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 6 FPGA-UG
7 The main window is shown in Figure 3.4. Figure 3.3. Scan and Parse Device in FTDI FT_Prog Window Figure 3.4. Enable PORT-B UART Mode in FTDI FT_Prog Window Under Port B, choose Hardware and select RS232 UART under Property. Under Port B, choose Driver and select Virtual COM Port under Property. Note: If the RS232 UART and Virtual COM Port options are not available, select DEVICES > Program from the menu bar. In the Program Devices window, shown in Figure 3.5, click the Program button to write the new configuration. Unplug and replug the USB cable. Check Ports (COM&LPT) in the Device Manager window to confirm whether or not PORT B UART is enabled. All other brand or product names trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. FPGA-UG
8 Figure 3.5. Program Devices Window All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 8 FPGA-UG
9 Programming SPI Flash on the MDP Board Use Radiant Programmer 1.0 (or higher) version to program the ice40 Ultra Plus designs. Lattice Semiconductor provides three bitstream files for this demo: crypto_ice40up_bit.bin irom_prog.hex drom_prog.hex All these bitstreams should be programmed in different areas in flash memory. The start address and end address for each bitstream file are listed in Table 3.2. Table 3.2. Flash Memory Allocation Bitstream File Start Address(Hex) End Address(Hex) crypto_ice40up_bit.bin 0x x irom_prog.hex 0x x drom_prog.hex 0x x To program SPI Flash on the MDP board: Connect the MDP board to the PC through the USB cable and power ON the MDP board. Start Radiant Programmer. From the Radiant Programmer Getting Started window (Figure 3.6. ), select Create a new project from a scan. Figure 3.6. Radiant Programmer Getting Started Window Click OK to start scanning. Radiant Programmer starts scanning as shown in Figure 3.7. All other brand or product names trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. FPGA-UG
10 Figure 3.7. Radiant Programmer Start Window After scanning is completed, under Programming Speed Settings, select the Use custom Clock Divider and set the TCK Divider Setting (0-30x) value to 5. The values highlighted in orange in Figure 3.8 are displayed. Set Device Family to ice40 Ultra Plus and Device to ice40up5k. Figure 3.8. Radiant Programmer Window All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 10 FPGA-UG
11 From the menu bar, select Edit > Device Properties to open the Device Properties window. Apply the settings as shown in Figure 3.9. Target Memory: External SPI Flash Programming Port Interface: SPI Access mode: Direct Programming Operation: Erase, Program, Verify Figure 3.9. Device Properties Windows Programming File: load bitstream file crypto_ice40up_bitmap.bin. Family: SPI Serial Flash Vendor: Micron Device: SPI-M25P80 Load from File: set Start address (Hex) and End address (Hex) for bitstream file crypto_ice40up_bitmap.bin based on Table 3.2. Click OK to exit Device Properties dialog. There are three bitstream files for this demo. From the menu bar, select Edit > Add Device. Then repeat step 6 to step 8 for the other two bitstream files (irom_prog.hex and drom_prog.hex). From the menu bar, click Program Device in the Design tab. All other brand or product names trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. FPGA-UG
12 3.2. Installing the Software Package on the PC Several software tool must be installed before running this demo. Install Python Download Python Install Python into its default directory, C:\Python27. Run Setup.exe provided by Lattice Semiconductor to install the GUI tool for this demo. The default installation directory is C:\Program Files (x86)\lattice Semiconductor\TP_crypto_GUI. After the installation, the following items are listed in the installation directory. Choose the T+ SerialPort_WPF.exe file to open the interface. Figure T+ SerialPort_WPF.exe File In Windows, select Control Panel > Programs and Features. Check whether or not Visual C++ Redistributable for Visual Studio 2012 Update 4 is installed. If not, download the executable software from and install it on your PC. Figure Visual C++ Redistributable in Programs and Features All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 12 FPGA-UG
13 4. Running the ECC Encryption Demo In the ECC Encryption demo design, the ice40 Ultra Plus device implements a soft cryptography block to secure targeted sensor data for IoT devices. To run the demo: Connect the MDP board to the PC. Switch SW2 to ON position to power ON the board. Run the exe file T+ SerialPort_WPF.exe to open the Serial Communication interface as shown in Figure 4.1. Select the COM Port and click Open. Note: Do not reset the Baudrate. Click Calibration. Figure 4.1. T+ SerialPort_WPF GUI Main Window A message prompts you to press the CRST button (SW4) to reset the MDP board. Once the calibration is finished, all radio buttons are enabled. Select one of the radio buttons. Click Execute to start the demo. For example, S+A Pic is the demo for secure session key exchange + AES of picture data. Select S+A Pic and then click Execute. By default, the operation is automatically executed ten times. This means that you will generate ten pictures. You can change the number of test (pictures in this case) by resetting the number above the Auto-test checkbox. This is line buffer-based, line by line capture and transfer. Therefore, the camera needs to be in a stable position when it is processing each frame. The left side image shows the encrypted image, while the right image is the decrypted one. All other brand or product names trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. FPGA-UG
14 Technical Support Assistance For assistance, submit a technical support case at Revision History Date Version Change Summary June Initial release. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. 14 FPGA-UG
15 7 th Floor, 111 SW 5 th Avenue Portland, OR 97204, USA T
MDP Based Face Detection Demonstration User Guide
FPGA-UG-02047 Version 1.0 May 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description... 4 3. Demo Setup... 5 4. Programming the Face Detection Demo... 7 5. Running
More informationMDP Based Key Phrase Detection Demonstration User Guide
MDP Based Key Phrase Detection Demonstration FPGA-UG-02048 Version 1.1 September 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description... 4 3. MDP Board Setup... 5
More informationice40 UltraPlus Display Frame Buffer User Guide
FPGA-UG-02009 Version 1.1 March 2017 Contents 1. Introduction... 3 1.1. Clock Generator Module... 3 1.2. Main Control Module... 3 1.3. SPRAM Module... 4 1.4. Decompress Module... 4 1.5. 8BIT2RGB Module...
More informationice40 UltraPlus RGB LED Controller with BLE User Guide
FPGA-UG-02010 Version 1.1 March 2017 Contents 1. Introduction... 3 2. Demo Setup... 4 2.1. Block Diagram... 4 2.2. Requirements... 5 2.3. Jumper Settings... 5 3. Programming the Bitmaps to the MDP Board...
More informationLCMXO3LF-9400C SED/SEC Demo
FPGA-UG-02023 Version 1.0 June 2017 Contents 1. Introduction... 4 1.1. Demo Design Overview... 4 1.2. MachXO3-9400 Development Board and Resources... 5 2. Functional Description... 6 3. Demo Package...
More informationKey Phrase Detection Using Compact CNN Accelerator IP Reference Design
Key Phrase Detection Using Compact CNN Accelerator IP FPGA-RD-02033 Version 1.2 October 2018 Contents 1. Introduction... 3 2. Related Documentation... 3 3. Software Requirements... 3 4. Hardware Requirements...
More informationEVDK Based Speed Sign Detection Demonstration User Guide
EVDK Based Speed Sign Detection Demonstration FPGA-UG-02049 Version 1.1 September 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Functional Description... 6 3. Demo Setup... 8 3.1.
More informationProgramming External SPI Flash through JTAG for ECP5/ECP5-5G Technical Note
Programming External SPI Flash through JTAG for ECP5/ECP5-5G FPGA-TN-02050 Version 1.0 October 2017 Contents Acronyms in This Document... 4 1. Introduction... 5 1.1. Features... 5 2. Programming External
More informationLCMXO3LF-9400C Simple Hardware Management Demo User Guide
LCMXO3LF-9400C Simple Hardware Management Demo FPGA-UG-02021 Version 1.0 June 2017 Contents 1. Introduction... 4 1.1. Demo Design Overview... 4 1.2. MachXO3-9400 Development Board and Resources... 4 2.
More information2:1 HDMI Switch Demo User Guide
FPGA-UG-02036-A October 2017 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description... 5 2.1. Overview... 5 2.2. SiI1127A... 5 2.3. SiI1136... 5 2.4. ECP5 Mico32 Design...
More informationice40 UltraPlus 8:1 Mic Aggregation Demo User Guide
FPGA-UG-02035 Version 1.0 October 2017 Contents 1. Introduction... 3 1.1. Demo Design Overview... 3 2. Functional Description... 3 3. Demo Package... 4 4. ice40 UltraPlus MDP and Resources... 4 4.1. Configuring
More informationPlatform Manager 2 I 2 C Demo Design and GUI
User s Guide August 2014 UG59_1.1 Introduction The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is an integrated solution combining
More informationIoT Sensor Connectivity and Processing with Ultra-Low Power, Small Form-Factor FPGAs
IoT Sensor Connectivity and Processing with Ultra-Low Power, Small Form-Factor FPGAs Applications Run the Gamut from Sensor Buffers, Signal Aggregation to Embedded Camera, Audio and Display Solutions A
More informationDG0849 Demo Guide PolarFire Dual Camera Video Kit
DG0849 Demo Guide Microsemi Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Email:
More informationSpeed Sign Detection Using Convolutional Neural Network Accelerator IP Reference Design
Speed Sign Detection Using Convolutional Neural Network Accelerator IP FPGA-RD-02035 Version 1.1 September 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Overview... 5 2.1. Block
More informationSpeed Sign Detection Using Convolutional Neural Network Accelerator IP User Guide
Speed Sign Detection Using Convolutional Neural Network Accelerator IP FPGA-RD-02035-1.0 May 2018 Contents Acronyms in This Document... 3 Introduction... 4 Reference Design Overview... 5 Block diagram...
More informationAvnet Zynq Mini Module Plus Embedded Design
Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2
More informationice40 Ultra Self-Learning IR Remote User s Guide
ice40 Ultra Self-Learning IR Remote User s Guide June 2014 UG74_1.0 Introduction ice40 Ultra Self-Learning IR Remote User s Guide This guide describes how to use the ice40 Ultra Mobile Development Platform
More informationFigure 1. JTAGAVRU1 application The JTAGAVRU1 is supported by AVR Studio. Updated versions of AVR Studio is found on
JTAG AVR Emulator through USB Main Features AVR Studio Compatible Supports AVR Devices with JTAG Interface Emulates Digital and Analog On-Chip Functions Data and Program Memory Breakpoints Supports Assembler
More informationLatticeXP2 Configuration Encryption and Security Usage Guide
May 2008 Introduction Technical Note TN1142 Unlike a volatile FPGA, which requires an external boot-prom to store configuration data, the LatticeXP2 devices are non-volatile and have on-chip configuration
More informationice40 SPRAM Usage Guide Technical Note
TN1314 Version 1.0 June 2016 Contents 1. Introduction... 3 2. Single Port RAM s... 3 2.1. User SB_SPRAM256KA... 3 2.2. SPRAM Port Definitions and GUI Options... 4 3. Power Save States for SPRAM... 6 3.1.
More informationSAKURA-W. Side-channel AttacK User Reference Architecture SAKURA-W Quick Start Guide. [Version 0.9] October 19, 2014.
Side-channel AttacK User Reference Architecture SAKURA-W Quick Start Guide [Version 0.9] SAKURA-W October 19, 2014 Satoh Laboratory, The University of Electro Communications Revision Record Date Version
More informationUsing Serial Flash on the Xilinx Spartan-3E Starter Board. Overview. Objectives. Version 8.1 February 23, 2006 Bryan H. Fletcher
Using Serial Flash on the Xilinx Spartan-3E Starter Board Version 8.1 February 23, 2006 Bryan H. Fletcher Overview The Xilinx Spartan-3E FPGA features the ability to configure from standard serial flash
More informationObject Counting Using Convolutional Neural Network Accelerator IP Reference Design
Object Counting Using Convolutional Neural Network Accelerator IP FPGA-RD-02036 Version 1.1 September 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Related Documentation... 5 2.1.
More informationLattice Embedded Vision Development Kit User Guide
FPGA-UG-0215 Version 1.3 November 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Functional Description... 6 2.1. CrossLink... 6 2.2. ECP5... 7 2.3. SiI1136... 7 3. Demo Requirements...
More informationKinetis Flash Tool User's Guide
NXP Semiconductors Document Number: MBOOTFLTOOLUG User's Guide Rev 1, 05/2018 Kinetis Flash Tool User's Guide Contents Contents Chapter 1 Introduction...4 Chapter 2 System Requirements... 5 Chapter 3 Tool
More informationDoc.Nr SCP1000 DEMO KIT User Manual
Doc.Nr. 8268000.03 TABLE OF CONTENTS 1 Introduction...3 2 Quick start for using the...3 3 Hardware...4 4 GUI software...5 4.1 GUI software displays...7 4.1.1 USB serial port selection...7 4.1.2 Start up
More informationUser Manual. LPC-StickView V1.1. for LPC-Stick. Contents
User Manual LPC-StickView V1.1 for LPC-Stick Contents 1 What is LPC-Stick? 2 2 System Components 2 3 Installation 2 4 Updates 3 5 Starting the LPC-Stick View Software 4 6 Operating the LPC-Stick 6 7 Start
More informationUser Manual. LPC-StickView V3.0. for LPC-Stick (LPC2468) LPC2478-Stick LPC3250-Stick. Contents
User Manual LPC-StickView V3.0 for LPC-Stick (LPC2468) LPC2478-Stick LPC3250-Stick Contents 1 What is the LPC-Stick? 2 2 System Components 2 3 Installation 3 4 Updates 3 5 Starting the LPC-Stick View Software
More information78M6618 PDU1 Firmware Quick Start Guide
78M6618 PDU1 Firmware Quick Start Guide July 2012 Rev. 0 UG_6618_122 Table of Contents 1 Introduction... 3 1.1 What s Included with an EVK?... 4 1.2 What s included with an SDK?... 5 1.3 Other Development
More informationMegawin 8051 ISP via COM Port
Megawin 8051 ISP via COM Port User Manual By Vincent Y. C. Yu This document information is the intellectual property of Megawin Technology Co., Ltd. 1 Contents 1 What is ISP... 3 2 Chip Configuration for
More informationISP Engineering Kit Model 300
TM ISP Engineering Kit Model 300 December 2013 Model 300 Overview The Model 300 programmer supports JTAG programming of all Lattice devices that feature non-volatile configuration elements. The Model 300
More informationUSB 3.1 Type-C Hardware Checklist
USB 3.1 Type-C Hardware Checklist July 2015 Technical Note TN1299 Introduction While designing USB 3.1 Type-C solution hardware using LIF-UC devices (LIF-UC110, LIF-UC120, LIF- UC140), designers must pay
More informationSP605 MultiBoot Design
SP605 MultiBoot Design October 2010 Copyright 2010 Xilinx XTP059 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. 07/23/10 12.2 Recompiled under 12.2. Copyright 2010 Xilinx,
More informationCrossLink Hardware Checklist Technical Note
FPGA-TN-02013 Version 1.1 August 2017 Contents Acronyms in This Document... 3 Introduction... 4 Power Supplies... 5 CrossLink MIPI D-PHY and PLL Power Supplies... 5 Power Estimation... 6 Configuration
More informationLatticeXP2 Dual Boot Usage Guide
May 2007 Introduction Technical Note TN1144 Complementing its internal Flash configuration memory, the LatticeXP2 also provides support for inexpensive SPI Flash devices. This provides the ability to use
More informationSmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User s Guide
SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User s Guide SmartFusion2 SoC FPGA Demo: Code Shadowing from SPI Flash to SDR Memory User's Guide Table of Contents SmartFusion2
More informationManual of Board ET-PIC STAMP 18F8722-K22 ET-PIC STAMP 18F8722-K22
ET-PIC STAMP 18F8722-K22 ET-PIC STAMP 18F8722-K22 is Board Microcontroller in a series of PIC18F87K22 80-Pin TQFP from Microchip. It designs I/O of MCU on board to interface with CONNECTOR in the format
More informationRFlasher7. Getting Started and Overview. Document version
7 Getting Started and Overview Document version 080317 Release date March 2008 Contents 1. INTRODUCTION...4 1.1 Overview...4 2. FIRST STEPS WITH RFLASHER...5 2.1 Project options...6 2.2 File loading...7
More informationKinetis Flash Tool User's Guide
Freescale Semiconductor Document Number: KFLASHTOOLUG User's Guide Rev. 0, 04/2016 Kinetis Flash Tool User's Guide 1 Introduction The Kinetis Flash Tool is a GUI application on Windows OS, aiming to offer
More informationLPC2148 DEV BOARD. User Manual.
LPC2148 DEV BOARD User Manual www.coineltech.com www.coineltech.com Designed by CoiNel Technology Solutions LLP No-816, 2 nd Floor, 4 th B Cross, 9 th A Main, RPC Layout, Vijaynagar, Bangalore-560040 State:
More informationConnecting Securely to the Cloud
Connecting Securely to the Cloud Security Primer Presented by Enrico Gregoratto Andrew Marsh Agenda 2 Presentation Speaker Trusting The Connection Transport Layer Security Connecting to the Cloud Enrico
More informationUSB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup Using a USB Debug Adapter
C8051F33X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F33x Development Kit contains the following items: C8051F330 Target Board C8051Fxxx Development Kit Quick-Start Guide AC to DC Power Adapter
More informationUse of ISP1507-AL Evaluation Boards
Use of ISP1507-AL Evaluation Boards Application Note AN181103 Introduction Scope This document gives details on hardware and software for using and testing Insight SiP Bluetooth Low Energy module ISP1507-AL,
More informationARROW ARIS EDGE S3 Board User s Guide 21/02/2018
ARROW ARIS EDGE S3 Board User s Guide All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is
More informationMAXSANTAFEEVSYS User Manual
MAXSANTAFEEVSYS User Manual Rev 0; 5/14 For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated s website at www.maximintegrated.com. Maxim
More informationUSB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup Using a USB Debug Adapter
C8051F31X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The Development Kit contains the following items: C8051F310 Target Board C8051Fxxx Development Kit Quick-Start Guide AC to DC Power Adapter USB Debug
More informationFace Tracking Using Convolutional Neural Network Accelerator IP Reference Design
Face Tracking Using Convolutional Neural Network Accelerator IP FPGA-RD-02037-1.0 May 2018 Contents 1. Introduction... 4 2. Related Documentation... 5 2.1. Soft IP Document... 5 2.2. Diamond Document...
More informationSpartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial
Spartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial Version 13.2.01 Revision History Version Description Date 13.2.01 Initial release with support for ISE 13.2 tools Aug. 10, 2011 Page 2 of 30
More informationUsing the LatticeMico8 Microcontroller with the LatticeXP Evaluation Board
July 2007 Introduction Technical Note TN1095 The LatticeMico8 is a flexible 8-bit microcontroller optimized for Lattice's leading edge families. This document describes the operation and use of a demonstration
More informationWizISP Program User Guide for W7100
WizISP Program User Guide for W7100 version 0.9βeta 2008 WIZnet Co., Inc. All Rights Reserved. For more information, please visit our website at http://www.wiznet.co.kr Copyright 2009 WIZnet Co., Inc.
More informationProgramming in the MAXQ environment
AVAILABLE The in-circuit debugging and program-loading features of the MAXQ2000 microcontroller combine with IAR s Embedded Workbench development environment to provide C or assembly-level application
More informationSP605 MultiBoot Design
SP605 MultiBoot Design December 2009 Copyright 2009 Xilinx XTP059 Note: This presentation applies to the SP605 Overview Spartan-6 MultiBoot Capability Xilinx SP605 Board Software Requirements SP605 Setup
More informationSP601 MultiBoot Design
SP601 MultiBoot Design December 2009 Copyright 2009 Xilinx XTP038 Note: This presentation applies to the SP601 Overview Spartan-6 MultiBoot Capability Xilinx SP601 Board Software Requirements SP601 Setup
More informationPIC-P28-USB development board Users Manual
PIC-P28-USB development board Users Manual Rev.A, June 2007 Copyright(c) 2007, OLIMEX Ltd, All rights reserved INTRODUCTION: PIC-P28-USB board was designed in mind to create board which to allow easy interface
More informationCoiNel Technology Solutions LLP. LPC2148 ARTIST Instruction Manual LPC2148 ARTIST. Instruction manual. Revision 1
LPC2148 ARTIST Instruction manual Designed by CoiNel Technology Solutions LLP No-816, 2 nd Floor, 4 th B Cross, 9 th A Main, RPC Layout, Vijaynagar, Bangalore-560040 State: Karnataka Country: India www.coineltech.com
More informationQuick Start Guide TWR-S08PT60. 5-Volt S08P Family of 8-bit MCUs for Industrial and Appliance Applications TOWER SYSTEM
TWR-S08PT60 5-Volt S08P Family of 8-bit MCUs for Industrial and Appliance Applications TOWER SYSTEM Get to Know the TWR-S08PT60 Primary Connector Force BDM Infrared Port Reset Switch Motor Control Daughter
More informationKC705 PCIe Design Creation with Vivado August 2012
KC705 PCIe Design Creation with Vivado August 2012 XTP197 Revision History Date Version Description 08/20/12 1.0 Initial version. Added AR50886. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX,
More informationPractical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim
Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim Ray Duran Staff Design Specialist FAE, Altera Corporation 408-544-7937
More informationDebugging in AVR32 Studio
Embedded Systems for Mechatronics 1, MF2042 Tutorial Debugging in AVR32 Studio version 2011 10 04 Debugging in AVR32 Studio Debugging is a very powerful tool if you want to have a deeper look into your
More informationi_csn i_wr i_rd i_cpol i_cpha i_lsb_first i_data [15:0] o_data [15:0] o_tx_ready o_rx_ready o_rx_error o_tx_error o_tx_ack o_tx_no_ack
October 2012 Introduction Reference Design RD1142 The Serial Peripheral Interface (SPI) is used primarily for synchronous serial communication between a host processor and its peripherals. The SPI bus
More informationUSB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup Using a USB Debug Adapter
C8051F32X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F32x Development Kit contains the following items: C8051F320 Target Board C8051Fxxx Development Kit Quick-Start Guide AC to DC Power Adapter
More information1Developer's. Quick Start Power PMAC NC 2014
1Developer's Quick Start Power PMAC NC 2014 Delta Tau Data Systems, Inc. June, 2015 1 COPYRIGHT INFORMATION Software: 2014 Delta Tau Data Systems, Inc. All rights reserved. Software User Manual: 2014 Delta
More informationMinimizing System Interruption During Configuration Using TransFR Technology
October 2015 Technical Note TN1087 Introduction One of the fundamental benefits of using an FPGA is the ability to reconfigure its functionality without removing the device from the system. A number of
More informationUSB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup using a USB Debug Adapter
C8051F35X-DK DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F35x-DK Development Kit contains the following items: C8051F350 Target Board C8051Fxxx Development Kit Quick-Start Guide AC to DC Power
More informationEvaluation board for NXP LPC2103. User Guide. Preliminary Version updated 27 th Aug TechToys Company All Rights Reserved
Evaluation board for NXP LPC2103 User Guide 1 SOFTWARE Download from KEIL web site at http://www.keil.com/demo/ for ARM evaluation software. Limitations to this evaluation copy have been summarized on
More informationDG0723 Demo Guide SmartFusion2 Imaging and Video Kit MIPI CSI-2
DG0723 Demo Guide SmartFusion2 Imaging and Video Kit MIPI CSI-2 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100
More informationHow2Use DT-51 AT89C51XXX BMS. By: IE Team. Picture1 The layout of DT-51 AT89C51XXX BMS
DT-51 AT89C51XXX BMS Application Note By: IE Team This Application Note (AN) serves as a tutorial of how to use the DT-51 AT89C51XXX Bootloader Micro System along with its supplementary software. The layout
More informationTemperature-Humidity Sensor Configuration Tool Rev. A 1/25/
Rev. A 1/25/213 172 Contents Contents Temperature-Humidity Sensor Configuration Tool... 3 Read Sensor Screen... 3 Manual Calibration Screen... 4 Register View Screen... 5 Modbus Registers... 6 Reprogram
More informationCyclone III FPGA Starter Kit User Guide
Cyclone III FPGA Starter Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Date: April 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable
More informationAC701 Built-In Self Test Flash Application April 2015
AC701 Built-In Self Test Flash Application April 2015 XTP194 Revision History Date Version Description 04/30/14 11.0 Recompiled for 2015.1. Removed Ethernet as per CR861391. 11/24/14 10.0 Recompiled for
More informationPOWERLINK Slave Xilinx Getting Started User's Manual
POWERLINK Slave Xilinx Getting Started Version 0.01 (April 2012) Model No: PLALTGETST-ENG We reserve the right to change the content of this manual without prior notice. The information contained herein
More informationThe BlueNRG-1, BlueNRG-2 BLE OTA (over-the-air) firmware upgrade
Application note The BlueNRG-1, BlueNRG-2 BLE OTA (over-the-air) firmware upgrade Introduction This application note describes the BlueNRG-1, BlueNRG-2 over-the-air (OTA) firmware upgrade procedures running
More informationand 32 bit for 32 bit. If you don t pay attention to this, there will be unexpected behavior in the ISE software and thing may not work properly!
This tutorial will show you how to: Part I: Set up a new project in ISE 14.7 Part II: Implement a function using Schematics Part III: Simulate the schematic circuit using ISim Part IV: Constraint, Synthesize,
More informationEVBQE128. Evaluation Board for Freescale Flexis QE128. User s Manual
EVBQE128 Evaluation Board for Freescale Flexis QE128 User s Manual EVBQE128 Evaluation Board for Freescale Flexis QE128 Microcontrollers (80-Pin LQFP) User s Manual Revision 1.1 Copyright 2007 SofTec
More informationice40 UltraPlus I 2 C and SPI Hardened IP Usage Guide Radiant Software
ice40 UltraPlus I 2 C and SPI Hardened IP Usage Guide Radiant Software FPGA-TN-02053-1.0 February 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 2. I 2 C IP Core Overview... 6 2.1. Key
More informationMxDS1 CNC Data Shuttle
MxDS1 CNC Data Shuttle Installation Instructions And Operator Manual 2010 Memex Automation Inc. All rights reserved. No part of this manual may be reproduced without express written consent of Memex Automation
More informationGetting Started with STK200 Dragon
Getting Started with STK200 Dragon Introduction This guide is designed to get you up and running with main software and hardware. As you work through it, there could be lots of details you do not understand,
More informationIntroduction to Zynq
Introduction to Zynq Lab 2 PS Config Part 1 Hello World October 2012 Version 02 Copyright 2012 Avnet Inc. All rights reserved Table of Contents Table of Contents... 2 Lab 2 Objectives... 3 Experiment 1:
More informationQuick Start Guide for TWR-S08LL64 TOWER SYSTEM MC9S08LL64. S08 ultra-low-power LCD segment MCU
Quick Start Guide for TWR-S08LL64 TOWER SYSTEM MC9S08LL64 S08 ultra-low-power LCD segment MCU TOWER SYSTEM Get to know the TWR-S08LL64 Tower Card Connector (Secondary) LCD Display Potentiometer Mini-B
More informationZCRMZNICE01ZEMG Crimzon In-Circuit Emulator
Quick Start Guide QS006602-0408 Introduction Zilog s ZCRMZNICE01ZEMG Crimzon (ICE), shown in Figure 1, provides Crimzon chip family emulation with a Trace and Event system for program debugging using Zilog
More informationNote that FLIP is an Atmel program supplied by Crossware with Atmel s permission.
INTRODUCTION This manual will guide you through the first steps of getting the SE-8051ICD running with the Crossware 8051 Development Suite and the Atmel Flexible In-System Programming system (FLIP). The
More informationKinetis Updater User's Guide
Freescale Semiconductor Document Number: KUPDTRUG User's Guide Rev. 1, 07/2015 Kinetis Updater User's Guide 1 Introduction The Kinetis Updater is a Windows OS application used to write user application
More informationDual Boot and Background Programming with Platform Manager 2
Dual Boot and Background Programming March 2015 Technical te TN1284 Introduction The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is
More informationAN4869 Application note
Application note BlueNRG-1, BlueNRG-2 BLE OTA (over-the-air) firmware upgrade Introduction This application note describes the BlueNRG-1 over-the-air (OTA) firmware upgrade procedures running on top of
More informationSoftware Installation Guide for S32 Design Studio IDE (S32DS): FRDM-KEAZ128Q80 FRDM-KEAZ64Q64 FRDM-KEAZN32Q64
Software Installation Guide for S32 Design Studio IDE (S32DS): FRDM-KEAZ128Q80 FRDM-KEAZ64Q64 FRDM-KEAZN32Q64 Ultra-Reliable MCUs for Industrial and Automotive www.freescale.com/frdm-kea External Use 0
More informationUM QN908x Quick Start. Document information. QN908x, Quick Start, Development Kit, QN9080 DK, QN9080 Development Kit
QN908x Quick Start Rev.2.0 21 March 2018 User manual Document information Info Keywords Abstract Content QN908x, Quick Start, Development Kit, QN9080 DK, QN9080 Development Kit This Quick Start document
More informationMultimedia Expansion Board II (MEB II) Demonstrations
Multimedia Expansion Board II (MEB II) Demonstrations MPLAB Harmony Integrated Software Framework Copyright (c) 2013-2017 Microchip Technology Inc. All rights reserved. MEB II Demonstrations Demonstrations
More informationStartel External SoftPhone
Startel External SoftPhone User s Guide While every attempt is made to ensure both accuracy and completeness of information included in this document, errors can occur, and updates or improvements may
More informationMachXO2 Low Power Control Demo User s Guide
User s Guide April 2012 UG58_01.0 Introduction MachXO2 Low Power Control Demo There are many power saving features in the MachXO2 family of devices, such as bandgap, on-chip oscillator, PLL, etc. The purpose
More informationVivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator
Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of
More informationAlameda (MAXREFDES24#) ZedBoard Quick Start Guide
Alameda (MAXREFDES24#) ZedBoard Quick Start Guide Rev 0; 3/14 Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product.
More informationSAS Simulation Studio 14.1: User s Guide. Introduction to SAS Simulation Studio
SAS Simulation Studio 14.1: User s Guide Introduction to SAS Simulation Studio This document is an individual chapter from SAS Simulation Studio 14.1: User s Guide. The correct bibliographic citation for
More informationBASCOM51. Quick Start Guide
BASCOM51 Quick Start Guide Date: 23 December, 2010 Document Revision: 1.01 BiPOM Electronics Telephone : 1-713-283-9970 E-mail : info@bipom.com Web : www.bipom.com 2010 by BiPOM Electronics. All rights
More informationCHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8
CONTENTS CHAPTER 1 Introduction of the tnano Board... 2 1.1 Features...2 1.2 About the KIT...4 1.3 Getting Help...4 CHAPTER 2 tnano Board Architecture... 5 2.1 Layout and Components...5 2.2 Block Diagram
More informationXilinx Vivado/SDK Tutorial
Xilinx Vivado/SDK Tutorial (Laboratory Session 1, EDAN15) Flavius.Gruian@cs.lth.se March 21, 2017 This tutorial shows you how to create and run a simple MicroBlaze-based system on a Digilent Nexys-4 prototyping
More informationVirtex-4 PowerPC Example Design. UG434 (v1.2) January 17, 2008
Virtex-4 PowerPC Example Design R R 2007-2008 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks
More informationVivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator
Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of
More informationUSB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup using a USB Debug Adapter
C8051F38X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F38x Development Kit contains the following items: C8051F380 Target Board C8051Fxxx Development Kit Quick-start Guide Silicon Laboratories
More informationAN10428 UART-SPI Gateway for Philips SPI slave bridges
UART-SPI Gateway for Philips SPI slave bridges Rev. 01 7 March 2006 Application note Document information Info Keywords Abstract Content UART-SPI Gateway, UART to SPI, RS-232 to SPI The UART-SPI Gateway
More information