to these rows, have tailfactors which can be realized in

Size: px
Start display at page:

Download "to these rows, have tailfactors which can be realized in"

Transcription

1 IEEE TRANSACTIONS ON COMPUTERS, VOL. C-27, NO. 10, OCTOBER Correspondence Reduction of CC-Tables Using Multiple Implication H. A. VINK, B. VAN DEN DOLDER, AND J. AL Abstract-Gimpel has presented a minimization algorithm which realizes a minimal TANT network for any Boolean function, under a NAND gate cost criterion. Gimpel uses a covering closure (CC)table and reduces this table with the reduction techniques of Grasselli and Luccio to find a least cost subset of implicants. This correspondence presents the reduction of CC-tables using multiple implication. Closure columns are introduced which are multiply implied, instead of singly, as in GimpeL Moreover, the effect of multiple implication is discussed: a reduction of CC-tables, a simplification of some reduction rules, and the introduction of others. Inde Terms-CC-table, gate cost criterion, minimal TANT network, minimization, reduction rules. INTRODUCTION The minimization of TANT networks, three level network composed of AND-NOT (i.e., NAND gates) having only true (i.e., uncomplemented) inputs, may be illustrated by a Karnaugh map, such as Fig. 1, which shows the decimal representation of a switching function of n variables. This representation of the 1-cells, for which the function must be 1, is obtained by assigning the value 2n-i to the input variable i and treating them as a binary code. Gimpel [6] generates a sufficient set of implicants which he has called the prime permissible implicants (PPI) and determines from them the content of a covering-closure (CC-table, as shown in Fig. 2. The CC-table, an etension of the prime implicant table of Quine-McCluskey, can handle certain forms of covering problems having a nonadditive cost function. The CC-table is a rectangular matri of dots, " " entries and blanks. A row having an " " entry in a column is said to cover that column. A row having a dot in a column is said to imply that column, i.e., use of a row with a dot in the closure section requires that the column with that dot also be covered. In the CC-table, three relevant parts may be distinguished. The upper left-hand part is the cover table with a column (cover) for every fundamental product and a row (PPIR) for every PPI. The upper right-hand part is the implication table with a column (closure) for every principal tailfactor of every PPI and the same rows as the cover table. The lower right-hand part is the closure table with the same closure columns as the implication table and a row (TLR) for every tailfactor which realizes some principal tailfactor of a PPI. The closure column associated with a principal tailfactor of a PPI is implied (indicated by a dot) by the PPIR corresponding with that PPI and is covered (indicated by an " " entry) by the corresponding TLR of every tailfactor which realizes it. A set of rows Z is said to be a cover of a CC-table if every cover column is covered by some row of Z. A set of rows Z is said to be Manuscript received May, 1975; revised October 23, 1975 and April 22, H. A. Vink is with the Department of Electrical Engineering, Delft University of Technology, Delft, The Netherlands. B. van den Dolder and J. Al are with the Department of Electrical Engineering, Twente University of Technology, Enschede, The Netherlands. closed if every column implied by a row of Z is covered by some other row of Z. A solution to a CC-table is a closed cover of minimum cost. In the literature, several reduction rules for the prime implicant table (a cover table) and the CC-table are presented: [1]-[6]. Gimpel lists the reduction rules of Grasselli and Luccio [3]; these rules pertain to essential row reduction, row dominance, and column dominance. In the net section, the reduction of CC-tables using multiple implication will be presented. This reduction will be illustrated with the function shown in Fig. 1. We generate the PP implicants, determine the content of the CC-table, and obtain the reduced CC-table of Fig. 2, after the removal of the dominated tailrows. CLOSURE COLUMN REDUCTION This reduction is applied to closure columns which are covered by the same tailrows. These closure columns can be united into one column. The resulting closure column has a dot or " " entry in every row, where an original column has a dot or " " entry. Appendi I contains the proof of this reduction. The new column is implied by several rows, and indicates that the PPI's, corresponding to these rows, have tailfactors which can be realized in the same way. The closure columns in Fig. 2, marked with the same letter, can be united. The result of applying this closure column reduction is shown in Fig. 2. From the proof of this theorem follows that multiply implied closure columns can be disunited into a series of singly implied closure columns. The impact of multiple column implication upon the prominent rules-essential row selection, row dominance, and column dominance-(the rules 1-5 of Grasselli and Luccio) is discussed in the net section. Moreover, multiple implication leads to some new reduction rules. The attention has been restricted to those reduction rules which reduce the CC-table, based on the meaning of and relation between the rows and the columns, without any knowledge about the content from which follows the specification of the table The reduction rule of Gimpel described by theorem 14 requires as additional information the function specification, but may further reduce the CC-table. The application has been simplified, however, because of the reduction of the closure section of the CC-table. ESSENTIAL CLOSURE COLUMN Because of the multiple implication, it makes sense to introduce a rule for the determination of essential closure columns: a column which is implied by every closed cover. This is the case if such an essential closure column is implied by a cover column; therefore, it can be treated as a cover column. A closure column is implied by a cover column, if the closure column has a dot in at least those rows where the cover column has an " " entry. As is proven in Appendi II, we may indicate these essential closure columns by removing the dots. We introduce for these columns the name e-closure column. Because of the multiple implication, several e-closure columns may appear. In Fig. 2, the column marked a is implied by the columns 2, 3, 8, and 9; column d is implied by /78/ $00.75 ) 1978 IEEE

2 962 IEEE TRANSACTIONS ON COMPUTERS, VOL. c-27, NO. 10, OCTOBER 1978 ~ZI) X(4) Fig 1. w 1 114, 8' 89 I (8) A function used to iliustrate some table reduction rules. P1: wy P2:wyzy yz' :wv P5*w]iz w'y' :w'y(z : w_(z tit t 1: ' :z t 4:(4B P2 P5 t I t2 t 1 co' over columns closure columns A * 0 *e X Os0 S 6@ 0 0 S. a. a b b b bb b c c dd e e X X 0 d a ( a d (c) S X X0 X a P2 P5 ti t2 P2 P5 t I K X 0 0 XXX 0 0 X XX 0 0 a XXi Fig, 2. -(f) A CC-table of the function shown in Fig (f) 1. K a d K 0 K X X 0 (d) XX 0 (d) cover columns

3 CORRESPONDENCE 963 (4) z(l) 11 1 (2) w (8) Fig. 3. CONver columns closure columns P r : w'z ' PI wyz : w'y' 0 : yz' 5 0 Ps: wz(y) yjwzj S t 1: ' t 2: (y) S t 3: (z) t 4: (w z)' t5: y' c d A function used to illustrate the reduction of implied e-closure columns. A partly reduced CC-table of the function shown in Fig 3(a4 Removing the dots in columns a and d in Fig. 2 and thus changing them into e-closure columns results in Fig. 2(c). ESSENTIAL TAILROWS An essential tailrow of a CC-table is a tailrow which is a member of every closed cover. Gimpel [6] gives a rather comple procedure for the determination of the essential tailrows. (Appendi V-Essential row selection.) If an e-closure column is only covered by one tailrow, then this row is essential. As proven in Appendi III, an essential tailrow may now be detected easily by noting that a tailrow is essential if there is an e-closure column which is only covered by this row. The tailrow t2 of Fig. 2(c) is essential because the e-closure column a is only covered by this tailrow. The tailrow is selected and can be removed, together with the covered columns. The procedure of Gimpel can, therefore, be replaced by this new rule, if it is preceded by closure column reduction and the introduction of the e-closure columns. COVER COLUMN IMPLICATION As stated by Gimpel [6], cover column dominance may reduce the CC-table further. We introduce the term "column implication" because it gives a better description of the reduction procedure. A cover column cl implies another cover column c2, if every row which covers column cl, also covers column c2. The implied column c2 may be removed. In Fig. 2(c) we notice that column 3 implies 2 and column 9 implies 8. The result of this reduction of the CC-table is shown in Fig. 2(d). The e-closure columns may now imply each other. The reduced CC-table [Fig. 3] of the function, described by the Karnaugh map [Fig. 3], demonstrates this reduction. E-closure column c implies column d, which may be removed. The cover and closure part of a CC-table have no rows in common, so a cover column cannot imply an e-closure column; therefore, this reduction appears only among the cover columns or the e-closure columns eclusively. EX-CLOSURE CLOSURE COLUMN IMPLICATION If an e-closure column implies a closure column, then the closure column is covered if the e-closure column is covered; therefore, the closure column may be removed. In Fig. 4 the reduced CC-table of the function, described in shown. The marked closure column f of Fig. 4 is Fig. 4, is implied by the e-closure column e'and may be removed. An e-closure column implies a closure column, if every tailrow which covers the e-closure column also covers the closure column. PPI Row DOMINANCE Gimpel [6] proved that a PPI row pl is dominated by a PPI row p2 if p2 covers every column that pl covers and, if for every closure column (say c2) that p2 implies there is a closure column (say cl) implied by pl, such that c2 has " " entries in every row in which ci has " " entries. The dominated PPI row p1 may be removed together with its closure columns. Closure columns, after being united, may be multiply implied, however; therefore, only those columns are removed which are not implied by a remaining row. If a closure column does not have this property, then the dot automatically disappears with removal of the dominated row, but the column remains. The PPI row p2 of Fig. 2(d) is dominated by p3 and p5 by p4. The rows p2 and p5 are removed, together with their dot and their common closure column. Consecutive application of the following reductions results in the reduced CC-table of Fig. 2(f), which solely is composed of PPI rows without closure columns: 1) tailrow dominates tailrow. 2) tailrow is essential. 3) PPI row p7 dominates PPI row pl. 4) PPI row p8 dominates PPI row p6.

4 964 IEEE TRANSACTIONS ON COMPUTERS, VOL. c-27, NO. 10, OCTOBER 1978 ZM X(4) P1: yz P2: wy : wyz' : wy' P5: wy(z) : w(yz)' t 1: t2 (Z) t 3: (y; : (yz) (8) co) ver columns closure columns Fig. 4. A function used to illustrate the reduction of implied closure columns. A partly reduced CC-table of the function shown in Fig. 4. ef - ESSENTIAL PPI Row An essential PPI row is a row which is a member of every closed cover. The essential row is selected and may be removed from the CC-table, together with its cover columns. Its closure columns must be covered and are changed into e-closure columns: every dot of their columns is removed. The column 3 of Fig. 2(f) is only covered by p7 and 9 by p8. These rows p7 and p8 are essential and will be removed, together with their cover columns. Because they do not have a closure column anymore, no e-closure column will appear. EMPTY PPI Row An empty row is a row which does not cover a cover column; therefore, it may be removed. For this reduction, the same applies as for the dominance of PPI rows. Its closure columns may be removed, if these are not implied by a remaining row. If not, then the dot automatically disappears when the empty row is omitted. APPLICATION OF REDUCTION RULES Because of the large number of reduction rules, it is advisable to apply them in a fied order. This systematic approach also increases the efficiency in reducing the CC-table. 1) E-closure columns may be formed: a) implicit as a part of essential PPI row selection. b) after application of PPI row dominance, a comparison of the modified columns with the closure columns may give an eclosure column. c) after application of closure column reduction, a comparison of the cover columns with the modified closure columns may give an e-closure column. 2) Closure columns may be united: a) after the formation of the CC-table, if the closure columns are compared with each other. b) after application of tailrow dominance, if the modified closure columns and the closure columns are compared with each other. 3) Detection of essential and empty rows may easily, and therefore often, be performed. 4) To discover PPI row dominance is time consuming because every pair of PPI rows must be compared. Applying this rule in the following order may result in a decrease of time. a) determine those pairs of PPI rows, each consisting of a potential dominant and dominated PPI row, by comparison of the covered fundamental products. b) if a "dominant" row has no closure columns, then this pair denotes a dominated row. c) if from a remaining pair a "dominated" row has no closure columns, then this pair does not denote a dominated row. d) compare the tailrows of the remaining rows. e) remove the dominated rows. FURTHER INVESTIGATION In report [7], a description of the minimization method of Gimpel is given in a modified and etended way. Gimpel proved that a quasi-simple and isolated PPI is dominant. This report gives some new rules concerning isolated and "quasi-isolated" PPI. A computer program for the minimization of TANT networks has been written for the IBM360/50 at Twente University of Technology. The program is part of a Computer Assisted Instruction (CAI) project and is written in APL. The program accepts the

5 CORRESPONDENCE 965 4I 1. k cover implication P table table C t co imp closure table Fig. 5. The subdivision of the CC-table. decimal equivalent of the fundamental products of the specified function, the prime implicants and the prime permissible implicants in their symbolic product form, and gives a Karnaugh map and a CC-table as shown in the Figs. 1 and 2, respectively. We have the following eperience with this CAI project, based on APL: 1) This CAI project accepts a specification of a function by a user and calculates the result with the algorithm the user wants to practice, which means the interest of the eerciser noticing. 2) The reduction of the CC-table may be performed in a highly conversational way. 3) In a very short time (several weeks) a first release of a CAI system has been obtained. CONCLUSION This correspondence presents closure columns which are multiply implied. The introduction of multiple implication causes the number of closure columns to be strongly reduced; moreover, some closure columns may change into an e-closure column. These new columns may reduce the CC-table further. Multiple implication causes most of the prominent rules to be somewhat modified, sometimes in an etension of the scope of the reduction rule or in a simplification of the application. Beside these modifications of the prominent reduction rules, some new ones have been introduced. APPENDIX I The minimization of a CC-table can be epressed in the following way: p: a binary vector of the selected PPI. t: a binary vector of the selected tailrows. c: the cost vector of the PPI and the tailrows. co: the binary cover table; a "1" is interpreted as an " " entry and a "0" as a blank. imp: the binary implication table; a "1" is interpreted as a dot and a "O" as a blank. ci: the binary closure table; a " 1" is interpreted as an " "' entry and a "0" as a blank (see Fig. 5). Minimize suibject to n m Eci.p + EC. i=l i=l i+n i n E coij - >, 1 i=l t ( ) mn ij. ti) >1 (= i ij.p,2 J=t12... Because of the multiple implication, (1.3) changes into (1.4): at most, I closure columns may be united, so the left epression will be multiplied with 1: (1.3) i=1,2, ~~~~(1.4) Theorem: Closure columns which are covered by the same tailrow, can be united into one column. The resulting closure column has a dot or" " entry in every row, where an original column has a dot or " " entry. Proof: Suppose that the last o closure columns are covered by the same tailrows. We have to prove that the symbolic notation of the CC-table without multiply implied closure columns (2.1) is equal to the symbolic notation of the CC-table with the multiply implied closure columns (2.2). k n co 11 A A V impi ) C V (VClij J= Ci= D= A t I ~ ~ ~ ~ ~ ~~ /\ ((\AMj, A i) V( /Cl, A tj)) imija. iml1 J=I-0+1 =\:/im j= I-0o1 cli =Clij I-o<i sl \Vimm A)V( \</Clij At ji-o=+il \n/( m ( V(Vimp1j ) A) \V /cij At' t j= 1,2.- k (1-2) i.a) i=1 j=i-o+1 i=1 A (2.1) (2.2) (2.3)

6 966 IEEE TRANSACTIONS ON COMPUTERS, VOL. c-27, NO. 10, OCTOBER 1978 Fig. 6. Fig. 7. t21 1E1 (P1V P2)A(P1 vtl)a(p2'vtl) _ (2.9) P1 P2jX. (PI vp2) A((PI'AP2)vtb) tl _ (2.10) A CC-table with closure columns which can be united. A CC-table with a multiply implied closure column. P2 Il* P V I1vP2) 3 Vtl (2.11)P' p3 a (Pl V)A^ (P1V2 A t I P2 (P1 v) A(PlPvP2) Atl t 1 (1t^3)t) 2al (2.12) A CC-table with a closure column which is implied by a cover column. A CC-table with an e-closure column. j n (,i I m j j) YV j (=V+, V imp AP,)) Vciij At1 1=1 j=i-o+1 j 1=1 Closure column jl will be implied by every closed cover, so there (2.5) must be a cover column which implies closure column jl. Q.E.D. (IK(\2inp.AP ) j'=-o+1 1= = =Iv''V 1CI.A (j(vimpj A )) vj clvjat - (2.7) 1=1-0+1 i=1 '1li I A\((VimP.j4)v(Vcl'At. (2.8) =I-o+. l'=i ii Eample: See Fig. 6 and. Q.E.D. APPENDIX II This appendi contains the proof that the dots of an e-closure column can be removed. An e-closure column is a column which is implied by a cover column. Theorem: The dots of an e-closure column in a CC-table can be removed. Proof: Suppose that cover column jl implies closure column j2. Column jl must be covered, so for j = jl epression A of (2.1) will be high ('1") for a certain il. Epression C will also be high for j = j2 because column jl implies j2. There must be a certain i2 for which epression D is high. Q.E.D. Column j2 must be covered and the dots, symbolized by epression C, may be removed for j = j2. Eample: See Fig. 7 and. APPENDIX III This appendi contains the proof that an essential tailrow is the only row which covers an e-closure column. An essential tailrow is a tailrow which is a member of every closed cover. Theorem: An essential tailrow is the only row which covers an e-closure column. Proof: Suppose that tailrow il is essential and a closure column jl which only is covered by row il. In (2.1) we can see that epression C will be high forj = jl because tailrow il is essential. ACKNOWLEDGMENT (.6) The authors wish to thank Prof. G. A. Blaauw for his many helpful suggestions and his discussions of the paper /78/ $00.75 ( 1978 IEEE REFERENCES [1] J. F. Gimpel, "A reduction technique for prime implicant tables," IEEE Trans. Electron. Comput., vol. EC-14, pp , Aug [2] S. U. Robinson, III and R. W. House, "Gimpel's reduction technique etended to the covering problem with costs," IEEE Trans. Electron. Comput., vol. EC-16, pp , Aug [3] A. Grasselli and F. Luccio, "A method for minimizing the number of internal states in incompletely specified sequential networks," IEEE Trans. Electron. Comput., vol. EC-14, pp , June [4] R. W. House and D. W. Stevens, "A new rule for reducing CC tables," IEEE Trans. Comput., vol. C-19, pp , Nov [5] H. A. Curtis, "The further reduction of CC-tables," IEEE Trans. Comput., vol. C-20, pp , Apr [6] J. F. Gimpel, "The minimization of TANT networks," IEEE Trans. Electron. Comput., vol. EC-16, pp , Feb [7] H. A. Vink, "The analysis and synthesis of TANT networks," Twente University of Technology, EF-library, The Netherlands, to be published. On Computing the Discrete Cosine Transform B. D. TSENG AND W. C. MILLER Abstract-Haralick has shown that the discrete cosine transform of N points can be computed more rapidly by taking two N-point fast Fourier transforms (FFT's) than by taking one 2N-point FFT as Ahmed had proposed. In this correspondence, we show that if Haralick had made use of the fact that the FFT's of real sequences can be computed more rapidly than general FFT's, the result would have been reversed. A modified algorithm is also presented. Inde Terms-Comple FFT, comple operations, discrete cosine transform, real FFT. Manuscript received November 26, The authors are with the Department of Electrical Engineering, University of Windsor, Windsor, Ont., Canada.

Minimal TANT Networks of Functions with DON'T CARE'S -and Some Complemented Input Variables

Minimal TANT Networks of Functions with DON'T CARE'S -and Some Complemented Input Variables CORRESPONDENCE 1073 l 0 1 2 0 0 0 1 1 0 1 1 x2 xi\ 0 1 2 0 0 1 1 1 1 1 1 2 1 1 2 2 1 1 2 (a) (b) (c) Fig. 5. MT*(3) elements for binary (a) AND*, (b) OR*, and (c) NOT* gates. TABLE I Decimal Equivalent

More information

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Gate-Level Minimization. section instructor: Ufuk Çelikcan Gate-Level Minimization section instructor: Ufuk Çelikcan Compleity of Digital Circuits Directly related to the compleity of the algebraic epression we use to build the circuit. Truth table may lead to

More information

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER Gate-Level Minimization BME28 Logic Circuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com Complexity of Digital Circuits Directly related to the complexity of the algebraic expression we use to

More information

Introduction to Microprocessors and Digital Logic (ME262) Boolean Algebra and Logic Equations. Spring 2011

Introduction to Microprocessors and Digital Logic (ME262) Boolean Algebra and Logic Equations. Spring 2011 Introduction to Microprocessors and Digital (ME262) lgebra and Spring 2 Outline. lgebra 2. 3. Karnaugh Maps () 4. Two-variable 5. 6. 7. 2 lgebra s of Simplifying equations are defined in terms of inary

More information

Introduction. The Quine-McCluskey Method Handout 5 January 24, CSEE E6861y Prof. Steven Nowick

Introduction. The Quine-McCluskey Method Handout 5 January 24, CSEE E6861y Prof. Steven Nowick CSEE E6861y Prof. Steven Nowick The Quine-McCluskey Method Handout 5 January 24, 2013 Introduction The Quine-McCluskey method is an exact algorithm which finds a minimum-cost sum-of-products implementation

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show

More information

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey 2. Introduction Logic gates are connected together to produce a specified output for certain specified combinations of input

More information

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10 Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is performed using a specific procedure or algorithm

More information

VLSI System Design Part II : Logic Synthesis (1) Oct Feb.2007

VLSI System Design Part II : Logic Synthesis (1) Oct Feb.2007 VLSI System Design Part II : Logic Synthesis (1) Oct.2006 - Feb.2007 Lecturer : Tsuyoshi Isshiki Dept. Communications and Integrated Systems, Tokyo Institute of Technology isshiki@vlsi.ss.titech.ac.jp

More information

Combinational Logic & Circuits

Combinational Logic & Circuits Week-I Combinational Logic & Circuits Spring' 232 - Logic Design Page Overview Binary logic operations and gates Switching algebra Algebraic Minimization Standard forms Karnaugh Map Minimization Other

More information

Combinational Logic Circuits

Combinational Logic Circuits Chapter 2 Combinational Logic Circuits J.J. Shann (Slightly trimmed by C.P. Chung) Chapter Overview 2-1 Binary Logic and Gates 2-2 Boolean Algebra 2-3 Standard Forms 2-4 Two-Level Circuit Optimization

More information

Contents. Chapter 3 Combinational Circuits Page 1 of 34

Contents. Chapter 3 Combinational Circuits Page 1 of 34 Chapter 3 Combinational Circuits Page of 34 Contents Contents... 3 Combinational Circuits... 2 3. Analysis of Combinational Circuits... 2 3.. Using a Truth Table... 2 3..2 Using a Boolean unction... 4

More information

Optimized Implementation of Logic Functions

Optimized Implementation of Logic Functions June 25, 22 9:7 vra235_ch4 Sheet number Page number 49 black chapter 4 Optimized Implementation of Logic Functions 4. Nc3xe4, Nb8 d7 49 June 25, 22 9:7 vra235_ch4 Sheet number 2 Page number 5 black 5 CHAPTER

More information

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION Two-variable k-map: A two-variable k-map can have 2 2 =4 possible combinations of the input variables A and B. Each of these combinations,

More information

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions Principles Of Digital Design Chapter 4 Simplification of Boolean Functions Karnaugh Maps Don t Care Conditions Technology Mapping Optimization, Conversions, Decomposing, Retiming Boolean Cubes for n =,

More information

IT 201 Digital System Design Module II Notes

IT 201 Digital System Design Module II Notes IT 201 Digital System Design Module II Notes BOOLEAN OPERATIONS AND EXPRESSIONS Variable, complement, and literal are terms used in Boolean algebra. A variable is a symbol used to represent a logical quantity.

More information

Chapter 2. Boolean Expressions:

Chapter 2. Boolean Expressions: Chapter 2 Boolean Expressions: A Boolean expression or a function is an expression which consists of binary variables joined by the Boolean connectives AND and OR along with NOT operation. Any Boolean

More information

Hazard Detection in Combinational and Sequential Switching Circuits*

Hazard Detection in Combinational and Sequential Switching Circuits* E. B. Eichelberger Hazard Detection in Combinational and Sequential Switching Circuits* Abstract: This paper is concerned with a unified approach to the detection of hazards in both combinational and sequential

More information

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable. UNIT-4 BOOLEAN LOGIC Boolean algebra is an algebra that deals with Boolean values((true and FALSE). Everyday we have to make logic decisions: Should I carry the book or not?, Should I watch TV or not?

More information

2.6 BOOLEAN FUNCTIONS

2.6 BOOLEAN FUNCTIONS 2.6 BOOLEAN FUNCTIONS Binary variables have two values, either 0 or 1. A Boolean function is an expression formed with binary variables, the two binary operators AND and OR, one unary operator NOT, parentheses

More information

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map Karnaugh Map (K-Map) Ch. 2.4 Ch. 2.5 Simplification using K-map A graphical map method to simplify Boolean function up to 6 variables A diagram made up of squares Each square represents one minterm (or

More information

TWO-LEVEL COMBINATIONAL LOGIC

TWO-LEVEL COMBINATIONAL LOGIC TWO-LEVEL COMBINATIONAL LOGIC OVERVIEW Canonical forms To-level simplification Boolean cubes Karnaugh maps Quine-McClusky (Tabulation) Method Don't care terms Canonical and Standard Forms Minterms and

More information

Get Free notes at Module-I One s Complement: Complement all the bits.i.e. makes all 1s as 0s and all 0s as 1s Two s Complement: One s complement+1 SIGNED BINARY NUMBERS Positive integers (including zero)

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Overview Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard

More information

Redundant States in Sequential Circuits

Redundant States in Sequential Circuits Redundant States in Sequential Circuits Removal of redundant states is important because Cost: the number of memory elements is directly related to the number of states Complexity: the more states the

More information

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits. COURSE / CODE DIGITAL SYSTEMS FUNDAMENTAL (ECE 421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE 422) BOOLEAN ALGEBRA Boolean Logic Boolean logic is a complete system for logical operations. It is used in countless

More information

Chapter 2 Combinational

Chapter 2 Combinational Computer Engineering 1 (ECE290) Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization HOANG Trang 2008 Pearson Education, Inc. Overview Part 1 Gate Circuits and Boolean Equations Binary Logic

More information

3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD.

3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD. 3.4 QUINE MCCLUSKEY METHOD 73 FIGURE 3.22 f(a, B, C, D, E)¼B CD þ BCD. FIGURE 3.23 f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD. A¼1map are, 1, and 1, respectively, whereas the corresponding entries in the A¼0

More information

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions 1. Convert the following SOP expression to an equivalent POS expression. 2. Determine the values of A, B, C, and D that make

More information

Gate Level Minimization Map Method

Gate Level Minimization Map Method Gate Level Minimization Map Method Complexity of hardware implementation is directly related to the complexity of the algebraic expression Truth table representation of a function is unique Algebraically

More information

CS8803: Advanced Digital Design for Embedded Hardware

CS8803: Advanced Digital Design for Embedded Hardware CS883: Advanced Digital Design for Embedded Hardware Lecture 2: Boolean Algebra, Gate Network, and Combinational Blocks Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883

More information

Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world

Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world Pearson Education Limited Edinburgh Gate Harlow Essex M2 2JE England and Associated ompanies throughout the world Visit us on the World Wide Web at: www.pearsoned.co.uk Pearson Education Limited 24 All

More information

Optimal Variable Length Codes (Arbitrary Symbol Cost and Equal Code Word Probability)* BEN VARN

Optimal Variable Length Codes (Arbitrary Symbol Cost and Equal Code Word Probability)* BEN VARN INFORMATION AND CONTROL 19, 289-301 (1971) Optimal Variable Length Codes (Arbitrary Symbol Cost and Equal Code Word Probability)* BEN VARN School of Systems and Logistics, Air Force Institute of Technology,

More information

A New Architecture for 2 s Complement Gray Encoded Array Multiplier

A New Architecture for 2 s Complement Gray Encoded Array Multiplier A New Architecture for s Complement Gray Encoded Array Multiplier Eduardo Costa Sergio Bampi José Monteiro UCPel, Pelotas, Brazil UFRGS, P. Alegre, Brazil IST/INESC, Lisboa, Portugal ecosta@atlas.ucpel.tche.br

More information

Combinational Logic Circuits Part III -Theoretical Foundations

Combinational Logic Circuits Part III -Theoretical Foundations Combinational Logic Circuits Part III -Theoretical Foundations Overview Simplifying Boolean Functions Algebraic Manipulation Karnaugh Map Manipulation (simplifying functions of 2, 3, 4 variables) Systematic

More information

CprE 281: Digital Logic

CprE 281: Digital Logic CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Minimization CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative

More information

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z CS W3827 05S Solutions for Midterm Exam 3/3/05. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2.

More information

Chapter 3. Gate-Level Minimization. Outlines

Chapter 3. Gate-Level Minimization. Outlines Chapter 3 Gate-Level Minimization Introduction The Map Method Four-Variable Map Five-Variable Map Outlines Product of Sums Simplification Don t-care Conditions NAND and NOR Implementation Other Two-Level

More information

www.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012--DIGITAL

More information

H. W. Kuhn. Bryn Mawr College

H. W. Kuhn. Bryn Mawr College VARIANTS OF THE HUNGARIAN METHOD FOR ASSIGNMENT PROBLEMS' H. W. Kuhn Bryn Mawr College The author presents a geometrical modelwhich illuminates variants of the Hungarian method for the solution of the

More information

UNIT II. Circuit minimization

UNIT II. Circuit minimization UNIT II Circuit minimization The complexity of the digital logic gates that implement a Boolean function is directly related to the complexity of the algebraic expression from which the function is implemented.

More information

24 Nov Boolean Operations. Boolean Algebra. Boolean Functions and Expressions. Boolean Functions and Expressions

24 Nov Boolean Operations. Boolean Algebra. Boolean Functions and Expressions. Boolean Functions and Expressions 24 Nov 25 Boolean Algebra Boolean algebra provides the operations and the rules for working with the set {, }. These are the rules that underlie electronic circuits, and the methods we will discuss are

More information

Chapter 3. Boolean Algebra and Digital Logic

Chapter 3. Boolean Algebra and Digital Logic Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how

More information

Switching Circuits & Logic Design

Switching Circuits & Logic Design Switching Circuits & Logic Design Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 23 5 Karnaugh Maps K-map Walks and Gray Codes http://asicdigitaldesign.wordpress.com/28/9/26/k-maps-walks-and-gray-codes/

More information

Breakup Algorithm for Switching Circuit Simplifications

Breakup Algorithm for Switching Circuit Simplifications , No.1, PP. 1-11, 2016 Received on: 22.10.2016 Revised on: 27.11.2016 Breakup Algorithm for Switching Circuit Simplifications Sahadev Roy Dept. of ECE, NIT Arunachal Pradesh, Yupia, 791112, India e-mail:sdr.ece@nitap.in

More information

X Y Z F=X+Y+Z

X Y Z F=X+Y+Z This circuit is used to obtain the compliment of a value. If X = 0, then X = 1. The truth table for NOT gate is : X X 0 1 1 0 2. OR gate : The OR gate has two or more input signals but only one output

More information

11. BACKGROUND AND NOTATION

11. BACKGROUND AND NOTATION PRIME AND NON-PRIME IMPLICANTS IN THE MINIMIZATION OF MULTIPLE-VALUED LOGIC FUNCTIONS Parthasarathy P. Tirumalai Building 52L, Mailstop 57 Hewlett-Packard Company 5301 Stevens Creek Blvd. Santa Clara,

More information

A B AB CD Objectives:

A B AB CD Objectives: Objectives:. Four variables maps. 2. Simplification using prime implicants. 3. "on t care" conditions. 4. Summary.. Four variables Karnaugh maps Minterms A A m m m3 m2 A B C m4 C A B C m2 m8 C C m5 C m3

More information

(Refer Slide Time 6:48)

(Refer Slide Time 6:48) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology Madras Lecture - 8 Karnaugh Map Minimization using Maxterms We have been taking about

More information

What Did You Learn? Key Terms. Key Concepts. 68 Chapter P Prerequisites

What Did You Learn? Key Terms. Key Concepts. 68 Chapter P Prerequisites 7_0P0R.qp /7/06 9:9 AM Page 68 68 Chapter P Prerequisites What Did You Learn? Key Terms real numbers, p. rational and irrational numbers, p. absolute value, p. variables, p. 6 algebraic epressions, p.

More information

2.1 Binary Logic and Gates

2.1 Binary Logic and Gates 1 EED2003 Digital Design Presentation 2: Boolean Algebra Asst. Prof.Dr. Ahmet ÖZKURT Asst. Prof.Dr Hakkı T. YALAZAN Based on the Lecture Notes by Jaeyoung Choi choi@comp.ssu.ac.kr Fall 2000 2.1 Binary

More information

ECE199JL: Introduction to Computer Engineering Fall 2012 Notes Set 2.4. Example: Bit-Sliced Comparison

ECE199JL: Introduction to Computer Engineering Fall 2012 Notes Set 2.4. Example: Bit-Sliced Comparison c 22 Steven S. Lumetta. ll rights reserved. 2 EE99JL: Introduction to omputer Engineering Fall 22 Notes Set 2.4 Eample: it-sliced omparison This set of notes develops s for unsigned and 2 s complement

More information

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary Slide Set 5 for ENEL 353 Fall 207 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Fall Term, 207 SN s ENEL 353 Fall 207 Slide Set 5 slide

More information

ICS 252 Introduction to Computer Design

ICS 252 Introduction to Computer Design ICS 252 Introduction to Computer Design Logic Optimization Eli Bozorgzadeh Computer Science Department-UCI Hardware compilation flow HDL RTL Synthesis netlist Logic synthesis library netlist Physical design

More information

A General Analysis of the Security of Elastic Block Ciphers

A General Analysis of the Security of Elastic Block Ciphers A General Analysis of the Security of Elastic Block Ciphers Debra L. Cook and Moti Yung and Angelos Keromytis Department of Computer Science, Columbia University {dcook,moti,angelos}@cs.columbia.edu September

More information

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai L T P C R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai- 601206 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC8392 UNIT - I 3 0 0 3 OBJECTIVES: To present the Digital fundamentals, Boolean

More information

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps .. Outcomes Unit I can use Karnaugh maps to synthesize combinational functions with several outputs I can determine the appropriate size and contents of a memory to implement any logic function (i.e. truth

More information

CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN Lecture Notes

CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN Lecture Notes CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN Lecture Notes 1.1 Introduction: UNIT I BOOLEAN ALGEBRA AND LOGIC GATES Like normal algebra, Boolean algebra uses alphabetical letters to denote variables. Unlike

More information

Combinatorial Algorithms. Unate Covering Binate Covering Graph Coloring Maximum Clique

Combinatorial Algorithms. Unate Covering Binate Covering Graph Coloring Maximum Clique Combinatorial Algorithms Unate Covering Binate Covering Graph Coloring Maximum Clique Example As an Example, let s consider the formula: F(x,y,z) = x y z + x yz + x yz + xyz + xy z The complete sum of

More information

SOFTWARE FOR THE MINIMIZATION OF THE COMBINATIONAL LOGIC FUNCTIONS

SOFTWARE FOR THE MINIMIZATION OF THE COMBINATIONAL LOGIC FUNCTIONS SOFTWARE FOR THE MINIMIZATION OF THE COMBINATIONAL LOGIC FUNCTIONS Rotar Dan Vasile Alecsandri University, Bacau, Romania Abstract An important component of the command and control circuit for the mechatronic

More information

Two-Level Multiple-Output Combinational Networks Design Web-based Tutoring Tool

Two-Level Multiple-Output Combinational Networks Design Web-based Tutoring Tool Two-Level Multiple-Output Combinational Networks Design Web-based Tutoring Tool Vladimir Mateev Abstract: Web based tutoring tool for multiple-output combinational networks design that has graphical user

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter

More information

2386 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 52, NO. 6, JUNE 2006

2386 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 52, NO. 6, JUNE 2006 2386 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 52, NO. 6, JUNE 2006 The Encoding Complexity of Network Coding Michael Langberg, Member, IEEE, Alexander Sprintson, Member, IEEE, and Jehoshua Bruck,

More information

Winning Positions in Simplicial Nim

Winning Positions in Simplicial Nim Winning Positions in Simplicial Nim David Horrocks Department of Mathematics and Statistics University of Prince Edward Island Charlottetown, Prince Edward Island, Canada, C1A 4P3 dhorrocks@upei.ca Submitted:

More information

4 KARNAUGH MAP MINIMIZATION

4 KARNAUGH MAP MINIMIZATION 4 KARNAUGH MAP MINIMIZATION A Karnaugh map provides a systematic method for simplifying Boolean expressions and, if properly used, will produce the simplest SOP or POS expression possible, known as the

More information

Software for The Minimization of The Combinational Logic Functions

Software for The Minimization of The Combinational Logic Functions Software for The Minimization of The Combinational Logic Functions Rotar Dan Vasile Alecsandri University, Calea Marasesti 57, cod: 65, Bacau, Romania, drotar@ub.ro; drotarubro@yahoo.com ABSTRACT An important

More information

Specifying logic functions

Specifying logic functions CSE4: Components and Design Techniques for Digital Systems Specifying logic functions Instructor: Mohsen Imani Slides from: Prof.Tajana Simunic and Dr.Pietro Mercati We have seen various concepts: Last

More information

Computer Science. Unit-4: Introduction to Boolean Algebra

Computer Science. Unit-4: Introduction to Boolean Algebra Unit-4: Introduction to Boolean Algebra Learning Objective At the end of the chapter students will: Learn Fundamental concepts and basic laws of Boolean algebra. Learn about Boolean expression and will

More information

Discrete Mathematics

Discrete Mathematics Discrete Mathematics Lecturer: Mgr. Tereza Kovářová, Ph.D. tereza.kovarova@vsb.cz Guarantor: doc. Mgr. Petr Kovář, Ph.D. Department of Applied Mathematics, VŠB Technical University of Ostrava About this

More information

3D Kinematics. Consists of two parts

3D Kinematics. Consists of two parts D Kinematics Consists of two parts D rotation D translation The same as D D rotation is more complicated than D rotation (restricted to z-ais) Net, we will discuss the treatment for spatial (D) rotation

More information

Switching Circuits Simplifications Using Binary Coded Octal Minterms

Switching Circuits Simplifications Using Binary Coded Octal Minterms Vol. 2, No. 2, pp. 45-51, 2017 OI: http://ijoaem.org/00202-04 Switching Circuits Simplifications Using Binary Coded Octal Minterms Sahadev Roy Abstract In this paper, a simple approach for detection of

More information

INDEPENDENT POSTULATES FOR THE "INFORMAL" PART OF PRINCIPIA MATHEMATICA*

INDEPENDENT POSTULATES FOR THE INFORMAL PART OF PRINCIPIA MATHEMATICA* 9- "INFORMAL" PART OF PRINCIPIA 7 INDEPENDENT POSTULATES FOR THE "INFORMAL" PART OF PRINCIPIA MATHEMATICA* BY E. V. HUNTINGTON. Introduction. It has long been recognized that Section A of Whitehead and

More information

Concurrent Reading and Writing of Clocks

Concurrent Reading and Writing of Clocks Concurrent Reading and Writing of Clocks LESLIE LAMPORT Digital Equipment Corporation As an exercise in synchronization without mutual exclusion, algorithms are developed to implement both a monotonic

More information

Boolean Function Simplification

Boolean Function Simplification Universit of Wisconsin - Madison ECE/Comp Sci 352 Digital Sstems Fundamentals Charles R. Kime Section Fall 200 Chapter 2 Combinational Logic Circuits Part 5 Charles Kime & Thomas Kaminski Boolean Function

More information

Unit 4: Formal Verification

Unit 4: Formal Verification Course contents Unit 4: Formal Verification Logic synthesis basics Binary-decision diagram (BDD) Verification Logic optimization Technology mapping Readings Chapter 11 Unit 4 1 Logic Synthesis & Verification

More information

Performance Evaluation of a Novel Direct Table Lookup Method and Architecture With Application to 16-bit Integer Functions

Performance Evaluation of a Novel Direct Table Lookup Method and Architecture With Application to 16-bit Integer Functions Performance Evaluation of a Novel Direct Table Lookup Method and Architecture With Application to 16-bit nteger Functions L. Li, Alex Fit-Florea, M. A. Thornton, D. W. Matula Southern Methodist University,

More information

1. NUMBER SYSTEMS USED IN COMPUTING: THE BINARY NUMBER SYSTEM

1. NUMBER SYSTEMS USED IN COMPUTING: THE BINARY NUMBER SYSTEM 1. NUMBER SYSTEMS USED IN COMPUTING: THE BINARY NUMBER SYSTEM 1.1 Introduction Given that digital logic and memory devices are based on two electrical states (on and off), it is natural to use a number

More information

The Football Pool Problem for 5 Matches

The Football Pool Problem for 5 Matches JOURNAL OF COMBINATORIAL THEORY 3, 35-325 (967) The Football Pool Problem for 5 Matches H. J. L. KAMPS AND J. H. VAN LINT Technological University, Eindhoven, The Netherlands Communicated by N. G. debruijn

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter

More information

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology LSN 4 Boolean Algebra & Logic Simplification Department of Engineering Technology LSN 4 Key Terms Variable: a symbol used to represent a logic quantity Compliment: the inverse of a variable Literal: a

More information

Appendix 3: PREPARATION & INTERPRETATION OF GRAPHS

Appendix 3: PREPARATION & INTERPRETATION OF GRAPHS Appendi 3: PREPARATION & INTERPRETATION OF GRAPHS All of you should have had some eperience in plotting graphs. Some of you may have done this in the distant past. Some may have done it only in math courses

More information

Giovanni De Micheli. Integrated Systems Centre EPF Lausanne

Giovanni De Micheli. Integrated Systems Centre EPF Lausanne Two-level Logic Synthesis and Optimization Giovanni De Micheli Integrated Systems Centre EPF Lausanne This presentation can be used for non-commercial purposes as long as this note and the copyright footers

More information

An algorithm for the synthesis of NAND logic networks using a diagrammatic approach

An algorithm for the synthesis of NAND logic networks using a diagrammatic approach Scholars' Mine Masters Theses Student Research & Creative Works 1966 n algorithm for the synthesis of NND logic networks using a diagrammatic approach Donald Robert Nelson Follow this and additional works

More information

ENEL 353: Digital Circuits Midterm Examination

ENEL 353: Digital Circuits Midterm Examination NAME: SECTION: L01: Norm Bartley, ST 143 L02: Steve Norman, ST 145 When you start the test, please repeat your name and section, and add your U of C ID number at the bottom of the last page. Instructions:

More information

Efficient Rule Set Generation using K-Map & Rough Set Theory (RST)

Efficient Rule Set Generation using K-Map & Rough Set Theory (RST) International Journal of Engineering & Technology Innovations, Vol. 2 Issue 3, May 2015 www..com 6 Efficient Rule Set Generation using K-Map & Rough Set Theory (RST) Durgesh Srivastava 1, Shalini Batra

More information

Simplification of Boolean Functions

Simplification of Boolean Functions Simplification of Boolean Functions Contents: Why simplification? The Map Method Two, Three, Four and Five variable Maps. Simplification of two, three, four and five variable Boolean function by Map method.

More information

Twiddle Factor Transformation for Pipelined FFT Processing

Twiddle Factor Transformation for Pipelined FFT Processing Twiddle Factor Transformation for Pipelined FFT Processing In-Cheol Park, WonHee Son, and Ji-Hoon Kim School of EECS, Korea Advanced Institute of Science and Technology, Daejeon, Korea icpark@ee.kaist.ac.kr,

More information

NAVAL POSTGRADUATE SCHOOL Monterey, California THESIS. MINIMIZATION OF SOPs FOR BI-DECOMPOSABLE FUNCTIONS and NON-ORTHODOX/ORTHODOX FUNCTIONS

NAVAL POSTGRADUATE SCHOOL Monterey, California THESIS. MINIMIZATION OF SOPs FOR BI-DECOMPOSABLE FUNCTIONS and NON-ORTHODOX/ORTHODOX FUNCTIONS NAVAL POSTGRADUATE SCHOOL Monterey, California THESIS MINIMIZATION OF SOPs FOR BI-DECOMPOSABLE FUNCTIONS and NON-ORTHODOX/ORTHODOX FUNCTIONS by Birol Ulker March 00 Thesis Advisor: Second Reader: Jon T.

More information

Math 302 Introduction to Proofs via Number Theory. Robert Jewett (with small modifications by B. Ćurgus)

Math 302 Introduction to Proofs via Number Theory. Robert Jewett (with small modifications by B. Ćurgus) Math 30 Introduction to Proofs via Number Theory Robert Jewett (with small modifications by B. Ćurgus) March 30, 009 Contents 1 The Integers 3 1.1 Axioms of Z...................................... 3 1.

More information

Chapter 18 out of 37 from Discrete Mathematics for Neophytes: Number Theory, Probability, Algorithms, and Other Stuff by J. M. Cargal.

Chapter 18 out of 37 from Discrete Mathematics for Neophytes: Number Theory, Probability, Algorithms, and Other Stuff by J. M. Cargal. Chapter 8 out of 7 from Discrete Mathematics for Neophytes: Number Theory, Probability, Algorithms, and Other Stuff by J. M. Cargal 8 Matrices Definitions and Basic Operations Matrix algebra is also known

More information

Classification with Diffuse or Incomplete Information

Classification with Diffuse or Incomplete Information Classification with Diffuse or Incomplete Information AMAURY CABALLERO, KANG YEN Florida International University Abstract. In many different fields like finance, business, pattern recognition, communication

More information

Parallel algorithms for generating combinatorial objects on linear processor arrays with reconfigurable bus systems*

Parallel algorithms for generating combinatorial objects on linear processor arrays with reconfigurable bus systems* SOdhan& Vol. 22. Part 5, October 1997, pp. 62%636. Printed ill India. Parallel algorithms for generating combinatorial objects on linear processor arrays with reconfigurable bus systems* P THANGAVEL Department

More information

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C. Digital Electronics Boolean Function QUESTION BANK. The Boolean equation Y = C + C + C can be simplified to (a) (c) A (B + C) (b) AC (d) C. The Boolean equation Y = (A + B) (A + B) can be simplified to

More information

Chapter 2 Part 5 Combinational Logic Circuits

Chapter 2 Part 5 Combinational Logic Circuits Universit of Wisconsin - Madison ECE/Comp Sci 352 Digital Sstems Fundamentals Kewal K. Saluja and Yu Hen Hu Spring 2002 Chapter 2 Part 5 Combinational Logic Circuits Originals b: Charles R. Kime and Tom

More information

WWW-BASED BOOLEAN FUNCTION MINIMIZATION

WWW-BASED BOOLEAN FUNCTION MINIMIZATION Int. J. Appl. Math. Comput. Sci., 2003, Vol. 13, No. 4, 577 583 WWW-BASED BOOLEAN FUNCTION MINIMIZATION SEBASTIAN P. TOMASZEWSKI, ILGAZ U. CELIK GEORGE E. ANTONIOU BAE SYSTEMS Controls 600 Main Street,

More information

10EC33: DIGITAL ELECTRONICS QUESTION BANK

10EC33: DIGITAL ELECTRONICS QUESTION BANK 10EC33: DIGITAL ELECTRONICS Faculty: Dr.Bajarangbali E Examination QuestionS QUESTION BANK 1. Discuss canonical & standard forms of Boolean functions with an example. 2. Convert the following Boolean function

More information

Basic Properties The Definition of Catalan Numbers

Basic Properties The Definition of Catalan Numbers 1 Basic Properties 1.1. The Definition of Catalan Numbers There are many equivalent ways to define Catalan numbers. In fact, the main focus of this monograph is the myriad combinatorial interpretations

More information

Parallel-computing approach for FFT implementation on digital signal processor (DSP)

Parallel-computing approach for FFT implementation on digital signal processor (DSP) Parallel-computing approach for FFT implementation on digital signal processor (DSP) Yi-Pin Hsu and Shin-Yu Lin Abstract An efficient parallel form in digital signal processor can improve the algorithm

More information

Math Circle Beginners Group October 18, 2015 Solutions

Math Circle Beginners Group October 18, 2015 Solutions Math Circle Beginners Group October 18, 2015 Solutions Warm-up problem 1. Let n be a (positive) integer. Prove that if n 2 is odd, then n is also odd. (Hint: Use a proof by contradiction.) Suppose that

More information

4.2 Properties of Rational Functions. 188 CHAPTER 4 Polynomial and Rational Functions. Are You Prepared? Answers

4.2 Properties of Rational Functions. 188 CHAPTER 4 Polynomial and Rational Functions. Are You Prepared? Answers 88 CHAPTER 4 Polnomial and Rational Functions 5. Obtain a graph of the function for the values of a, b, and c in the following table. Conjecture a relation between the degree of a polnomial and the number

More information