HeMPS Platform v7.3. Marcelo Ruaro, Eduardo Wachter, Guilherme Madalozzo, Guilherme Castilhos, André del Mestre Fernando G. Moraes
|
|
|
- Kory Thomas
- 5 years ago
- Views:
Transcription
1 1 HeMPS Platform v7.3 Marcelo Ruaro, Eduardo Wachter, Guilherme Madalozzo, Guilherme Castilhos, André del Mestre Fernando G. Moraes PUCRS University, Computer Science Department, Porto Alegre, Brazil
2 Platform Overview 2 PE PE PE PE PE PE PE Architecture PE PE PE PE PE PE PE PE PE PE PE PE Router Processor DMNI LOCAL MEMORY PE PE PE PE PE PE PE PE PE PE PE PE PE PE PE PE PE PE 6x6 MPSoC instance Homogeneous MPSoC Each PE has the same architecture PE is composed of one processor, local memory, DMNI, and router
3 Platform Organization 3 Processing Element - PE APPLICATION REPOSITORY Router Processor DMNI Memory page 3 task page 2 task page 1 task page 0 kernel CM Cluster Manager PE / SP Slave PE Cluster-based organization Provides scalability of management and traffic isolation Reclustering is allowed Each cluster is managed by a cluster manager (CM) One CM is responsible for access a external repository containing the application task code
4 4 Architectural Features
5 Processor 5 Plama v2 microprocessor 1 32 bits RISC Processing Element - PE 3-stage pipeline MIPS I ISA APPLICATION REPOSITORY Router Processor DMNI Memory page 3 task page 2 task page 1 task page 0 kernel Add. pagination support CM Cluster Manager PE / SP Slave PE UART Memory mapped registers syscall 1.
6 Local Memory 6 Scratchpad memory RAM Dual port Size is parameterizable Pages are logically managed CM Cluster Manager PE / SP Slave PE APPLICATION REPOSITORY Router Processing Element - PE Processor DMNI Memory page 3 task page 2 task page 1 task page 0 kernel The memory implement a true dual-port interface enabling simultaneous access of processor and DMNI
7 DMNI 7 Direct Memory Network Interface 2 Processing Element - PE APPLICATION REPOSITORY Router Processor DMNI Memory page 3 task page 2 task page 1 task page 0 kernel CM Cluster Manager PE / SP Slave PE The DMNI implements a direct interface between the local memory and the NoC. It is an approach specialized to design of NoC-based MPSoC systems 2. DMNI: A Specialized Network Interface for NoC-based MPSoCs. In: ISCAS, 2016.
8 Router 8 Hermes NoC 3 XY addressing XY and WF routing Packet Switching Wormhole with credit-based flow control Takes 5 clock cycles to arbitrage and routing a packet CM Cluster Manager PE / SP Slave PE APPLICATION REPOSITORY Router Processing Element - PE Processor DMNI Memory page 3 task page 2 task page 1 task page 0 kernel HeMPS v7.3 uses the simplest Hermes NoC implementation. There are several others Hermes derivations Asynchronous Virtual-channel Frequency Scaling Circuit-Switching Multicast, 3. HERMES: an infrastructure for low area overhead packet-switching networks on chip. In Jornal of Integration on VLSI, 2004
9 NoC packet and message structure 9 Packet header Packet payload Target Address Payload Size Service Header Service Payload (optional) Message header Message payload From the NoC point of view, the packet has a header and a payload From a task point of view a message contains Message header Ø Encapsulates the packet and service header Message payload Ø Optional field. It may contain for example user data or an object code of a task
10 Application Repository 10 An external memory (off-chip) Stores the application description and its task object code APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE Router Processing Element - PE Processor DMNI Memory page 3 task page 2 task page 1 task page 0 kernel
11 11 Logical Features
12 Logical Features 12 Logical Features are implemented by software components µkernels Ø Slave Ø Manager User s tasks Logical Features: System Management User s Application Execution
13 13 Logical Features System Management
14 Cluster-based Management 14 Means that the system is logically divided into groups of processors managed by one Cluster Manager (CM) APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE Router Processing Element - PE Processor DMNI Memory page 3 task page 2 task page 1 task page 0 kernel CM is a PE that runs the manager µkernel Performs management functions Task mapping Task migration Reclustering
15 Task Mapping 15 App. is stored into AR and request to execute into MPSoC App APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE
16 Task Mapping 16 App. is stored into AR and request to execute into MPSoC App APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE
17 Task Mapping 17 CM handles the request and select an appropriated cluster to receive the App description APPLICATION REPOSITORY App CM Cluster Manager PE / SP Slave PE
18 Task Mapping 18 CM start to map the application s tasks into its SP cluster SP SP SP SP SP t2 SP t3 Task code is transferred from AP CM SP SP CM t1 SP SP App APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE
19 Reclustering 19 SP SP SP SP t2 t1 SP SP t2 SP SP SP t1 SP t2 SP SP t3 t3? CM SP SP CM t1 SP SP t3 APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE
20 Reclustering 20 CM as for borrowed resource from neighbors CMs SP SP SP SP t2 t1 SP SP t2 SP SP SP t1 SP t2 SP SP t3 t3? CM SP SP CM t1 SP SP t3 APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE
21 Reclustering 21 CMs response the resource request SP SP SP SP t2 t1 SP SP t2 SP SP SP t1 SP t2 SP SP t3 t3? CM SP SP CM t1 SP SP t3 APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE
22 Reclustering 22 SP SP SP SP t2 t1 SP SP t2 SP SP SP t1 SP t2 SP SP t3 t3? CM SP SP CM t1 SP SP t3 APPLICATION REPOSITORY CM choice one resource, releasing others resources CM Cluster Manager PE / SP Slave PE
23 Reclustering 23 Task is allocated into borrowed resource SP SP SP t3 SP t2 t1 SP SP t2 SP SP SP t1 SP t2 SP SP t3 CM SP SP CM t1 SP SP t3 APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE
24 24 Task Migration SP SP SP SP SP t2 SP Task is stopped at source processor and migrated to new processor SP SP SP SP t1 t2 SP SP Task migration is based on recreation process APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE
25 Task Migration 25 Migration occurs into steps Task keeps running during its some migration steps Task is only stopped when safe points are automatically identified by the migration process (software) Safe point are moment which the task is not waiting for a message from another task Migration order Task keeps running Task is stoped and the context is saved Source PE CODE MIGRATION Safe state DATA MIGRATION Context is restored and task resume its execution 2. data migration Target PE Task recreation overhead time T M in RUNNING state Migration overhead T M in READY state 1. Code migration
26 26 Logical Features User s Application Execution
27 Application 27 An application is a set of communicating tasks (each task is a.c file) Application are described as a CTG: Communicating Task Graph. Example of applications: P1 RECOG P2 P3 BANK INPUT IVLC IQUANT IDCT OUTPUT MJPEG DTW P4
28 Task 28 Task is a.c file which perform some computation and communication with other(s) task(s) Example of a task code Example of an application task files P1 P2 RECOG BANK P3 DTW P4
29 User s Application Execution 29 SP are dedicated to execute the user applications SP is a PE that runs the slave µkernel Performs support for user task execution TCB Task Control Block Inter-task communication Scheduling Interruption Handling API by System Calls Idle APPLICATION REPOSITORY CM Cluster Manager PE / SP Slave PE
30 API 30 HeMPS API (MPI-based) void Send(Msg * msg, unsigned int target _task_id) void Receive (Msg * msg, unsigned int source _task_id) unsigned int GetTick(void) void Echo(char * string) void Exit(char * string) Task communicate using Sendand Receive primitives
31 Inter-task Communication 31 Task communicate using Sendand Receive primitives Producer Task Case 1: Send() before REQUEST, store msg in PIPE pipe MESSAGE REQUEST 1 Consumer Task Receive() READY RUNNING pipe pipe MESSAGE DELIVERY 1 TIME WAITING MESSAGE REQUEST 2 Case 2: Send() after REQUEST, deliveries the msg Receive() (a) pipe pipe MESSAGE DELIVERY 2 (b)
32 Communication Layers 32 Application Send the messsage by calling the Send API primitive Application Application ukernel ukernel Processor «DMNI Processor «DMNI Interconnection - NoC
33 Communication Layers 33 ukernel programs the DMNI to send memory block in a packet format Application Application ukernel ukernel Processor «DMNI Processor «DMNI Interconnection - NoC
34 Communication Layers 34 DMNI (send) copies packet from memory and inject into NoC Can perform serialization Must to implement the NoC flow control Application Application ukernel ukernel Processor «DMNI Processor «DMNI Interconnection - NoC
35 Communication Layers 35 Producer PE Consumer PE LOCAL MEMORY Header Paylo. Size Payload... Need to send a packet: send_packet() DMNI programing DMNI µkernel Receive the packet: read_packet() DMNI programing Interruption DMNI Header Paylo. Size Payload... LOCAL MEMORY Send Hardware Receive Network On Chip send_packet(): function that programs DMNI to copy a memory block to the NoC Ø Assumes that the memory block is in the format of a NoC packet
36 DMNI - Send 36 Objective: copy a memory block injecting into the NoC The particular feature of this module is the possibility to transfer two memory blocks with one software programming send_packet() API is responsible for to expose the DMNI send feature to the software by configuring MMR
37 Communication Layers 37 NoC Network on Chip Send the packet to the destination PE Packet is divided in flits Application Application ukernel ukernel Processor «DMNI Processor «DMNI Interconnection - NoC
38 Communication Layers 38 NoC Network on Chip Send the packet to the destination PE Packet is divided in flits Application Application ukernel ukernel Processor «DMNI Processor «DMNI Interconnection - NoC
39 Communication Layers 39 DMNI (receive) copies packet from NoC and transfers into memory Can perform deserialization Must to implement the NoC flow control Application Application ukernel ukernel Processor «DMNI Processor «DMNI Interconnection - NoC
40 Communication Layers 40 Producer PE Consumer PE LOCAL MEMORY Header Paylo. Size Payload... Need to send a packet: send_packet() DMNI programing DMNI µkernel Receive the packet: read_packet() DMNI programing Interruption DMNI Header Paylo. Size Payload... LOCAL MEMORY Send Hardware Receive Network On Chip read_packet(): function that programs the DMNI to copy a NoC packet to a memory block Ø Fired by a interruption
41 DMNI - Receive 41 Objective: receiving a NoC packet coping to a specified memory address Also it generates a software interruption when detects a incoming packet receive_packet() API is responsible for expose the DMNI receive feature to the software by configuring MMR Called through a software interruption, generated when a incoming packet is detected by DMNI
42 Communication Layers 42 ukernel Handle packets from DMNI by implementing a interruption handling mechanism (OS_InterruptServiceRoutine) Is responsible to program the DMNI Application Application ukernel ukernel Processor «DMNI Processor «DMNI Interconnection - NoC
43 Communication Layers 43 Application Receive the packet by calling the Receive primitive API Application Application ukernel ukernel Processor «DMNI Processor «DMNI Interconnection - NoC
44 44 Debugging
45 Debugging 45 Debugging can be performed from two perspective From the system developer viewpoint By using the HeMPS Debugger Tool (HDT) From the user viewpoint By using Deloream Ø Currently integrated into HDT
46 Debugging Framework 46 Data Extraction (back-end) Extracts simulated data from platform Inserts into a DB or generated log files Data extraction following a standard to be generic Graphical Debugging (front-end) Read extracted data from DB or log files Enable easy debugability by the graphical features Operating System object code Simulator MPSoC Description (RTL, TLM, Virtual) Database Set of applicatons object code Data Extraction Layer (DEL) Scope of the proposed framework Proposed Debugging Graphical Tool Set Others debugging front-end
47 Overview 47 Operating System object code Set of applicatons object code Simulator MPSoC Description (RTL, TLM, Virtual) Data Extraction Layer (DEL) GDB Log files waveforms table insertions Communication Table Database queries Computation Table Proposed Debugging Graphical Tool Set platform.cfg packet.cfg CPU.cfg
48 Main View 48 Debug: Communication flows Routing Algorithms Link utilization Management Protocols Parallel communications
49 Mapping View 49 Debug Task mapping algorithm PEs occupation Task execution status
50 CPU Utilization View 50 Enables the designer to verify the CPU use by different software parts over the time Debug Scheduling algorithms OS and task bugs Other software malfucntions
51 Deloream 51 Used to debug the application s tasks logs It is a debugging tool for the application developer
Achieving Composability in NoC-Based MPSoCs Through QoS Management at Software Level
Achieving Composability in NoC-Based MPSoCs Through QoS Management at Software Level Everton Carara 1, Gabriel Marchesan Almeida 2, Gilles Sassatelli 2, Fernando Gehm Moraes 1 1 PUCRS, Porto Alegre, Brazil,
A Simplified Executable Model to Evaluate Latency and Throughput of Networks-on-Chip
A Simplified Executable Model to Evaluate Latency and Throughput of Networks-on-Chip Leandro Möller Luciano Ost, Leandro Soares Indrusiak Sanna Määttä Fernando G. Moraes Manfred Glesner Jari Nurmi {ost,
Flow Control can be viewed as a problem of
NOC Flow Control 1 Flow Control Flow Control determines how the resources of a network, such as channel bandwidth and buffer capacity are allocated to packets traversing a network Goal is to use resources
Ultra-Fast NoC Emulation on a Single FPGA
The 25 th International Conference on Field-Programmable Logic and Applications (FPL 2015) September 3, 2015 Ultra-Fast NoC Emulation on a Single FPGA Thiem Van Chu, Shimpei Sato, and Kenji Kise Tokyo
Traffic Generation and Performance Evaluation for Mesh-based NoCs
Traffic Generation and Performance Evaluation for Mesh-based NoCs Leonel Tedesco ltedesco@inf.pucrs.br Aline Mello alinev@inf.pucrs.br Diego Garibotti dgaribotti@inf.pucrs.br Ney Calazans calazans@inf.pucrs.br
Real-Time Mixed-Criticality Wormhole Networks
eal-time Mixed-Criticality Wormhole Networks Leandro Soares Indrusiak eal-time Systems Group Department of Computer Science University of York United Kingdom eal-time Systems Group 1 Outline Wormhole Networks
Power Consumption Reduction in MPSoCs through DFS
Power Consumption Reduction in MPSoCs through DFS Thiago Raupp da Rosa, Vivian Larréa, Ney Calazans, Fernando Gehm Moraes PUCRS FACIN Av. Ipiranga 6681 Porto Alegre 90619-900 Brazil thiago.raupp@acad.pucrs.br,
Network on Chip Architecture: An Overview
Network on Chip Architecture: An Overview Md Shahriar Shamim & Naseef Mansoor 12/5/2014 1 Overview Introduction Multi core chip Challenges Network on Chip Architecture Regular Topology Irregular Topology
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC) D.Udhayasheela, pg student [Communication system],dept.ofece,,as-salam engineering and technology, N.MageshwariAssistant Professor
Lecture 7: Flow Control - I
ECE 8823 A / CS 8803 - ICN Interconnection Networks Spring 2017 http://tusharkrishna.ece.gatech.edu/teaching/icn_s17/ Lecture 7: Flow Control - I Tushar Krishna Assistant Professor School of Electrical
ISSN Vol.03, Issue.02, March-2015, Pages:
ISSN 2322-0929 Vol.03, Issue.02, March-2015, Pages:0122-0126 www.ijvdcs.org Design and Simulation Five Port Router using Verilog HDL CH.KARTHIK 1, R.S.UMA SUSEELA 2 1 PG Scholar, Dept of VLSI, Gokaraju
FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow
FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow Abstract: High-level synthesis (HLS) of data-parallel input languages, such as the Compute Unified Device Architecture
QoS in etworks-on-chip - Beyond Priority and Circuit Switching Techniques
QoS in etworks-on-chip - Beyond Priority and Circuit Switching Techniques Aline Mello, Ney Calazans, Fernando Moraes Pontifícia Universidade Católica do Rio Grande do Sul (FACIN-PUCRS) Av. Ipiranga, 6681
Towards A Formally Verified Network-on-Chip
Towards A Formally Verified Network-on-Chip Tom van den Broek 1 Julien Schmaltz 12 1 Institute for Computing and Information Sciences Radboud University Nijmegen The Netherlands 2 School of Computer Science
High Performance Interconnect and NoC Router Design
High Performance Interconnect and NoC Router Design Brinda M M.E Student, Dept. of ECE (VLSI Design) K.Ramakrishnan College of Technology Samayapuram, Trichy 621 112 brinda18th@gmail.com Devipoonguzhali
SoC Design. Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik
SoC Design Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik Chapter 5 On-Chip Communication Outline 1. Introduction 2. Shared media 3. Switched media 4. Network on
Processor Architectures At A Glance: M.I.T. Raw vs. UC Davis AsAP
Processor Architectures At A Glance: M.I.T. Raw vs. UC Davis AsAP Presenter: Course: EEC 289Q: Reconfigurable Computing Course Instructor: Professor Soheil Ghiasi Outline Overview of M.I.T. Raw processor
Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers
Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers Young Hoon Kang, Taek-Jun Kwon, and Jeff Draper {youngkan, tjkwon, draper}@isi.edu University of Southern California
Lecture 16: On-Chip Networks. Topics: Cache networks, NoC basics
Lecture 16: On-Chip Networks Topics: Cache networks, NoC basics 1 Traditional Networks Huh et al. ICS 05, Beckmann MICRO 04 Example designs for contiguous L2 cache regions 2 Explorations for Optimality
Network simulation with. Davide Quaglia
Network simulation with SystemC Davide Quaglia Outline Motivation Architecture Experimental results Advantages of the proposed framework 2 Motivation Network Networked Embedded Systems Design of Networked
NoC Test-Chip Project: Working Document
NoC Test-Chip Project: Working Document Michele Petracca, Omar Ahmad, Young Jin Yoon, Frank Zovko, Luca Carloni and Kenneth Shepard I. INTRODUCTION This document describes the low-power high-performance
Real Time NoC Based Pipelined Architectonics With Efficient TDM Schema
Real Time NoC Based Pipelined Architectonics With Efficient TDM Schema [1] Laila A, [2] Ajeesh R V [1] PG Student [VLSI & ES] [2] Assistant professor, Department of ECE, TKM Institute of Technology, Kollam
Design of network adapter compatible OCP for high-throughput NOC
Applied Mechanics and Materials Vols. 313-314 (2013) pp 1341-1346 Online available since 2013/Mar/25 at www.scientific.net (2013) Trans Tech Publications, Switzerland doi:10.4028/www.scientific.net/amm.313-314.1341
PEX 8636, PCI Express Gen 2 Switch, 36 Lanes, 24 Ports
Highlights PEX 8636 General Features o 36-lane, 24-port PCIe Gen2 switch - Integrated 5.0 GT/s SerDes o 35 x 35mm 2, 1156-ball FCBGA package o Typical Power: 8.8 Watts PEX 8636 Key Features o Standards
Xtensa. Andrew Mihal 290A Fall 2002
Xtensa Andrew Mihal 290A Fall 2002 1 Outline Introduction Single processor Xtensa system architecture Exporting a programming model for single processor Multiple processor system architecture Exporting
Fault Tolerant and Secure Architectures for On Chip Networks With Emerging Interconnect Technologies. Mohsin Y Ahmed Conlan Wesson
Fault Tolerant and Secure Architectures for On Chip Networks With Emerging Interconnect Technologies Mohsin Y Ahmed Conlan Wesson Overview NoC: Future generation of many core processor on a single chip
SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif University of Technology
SoC Design Lecture 13: NoC (Network-on-Chip) Department of Computer Engineering Sharif University of Technology Outline SoC Interconnect NoC Introduction NoC layers Typical NoC Router NoC Issues Switching
Lecture 3: Flow-Control
High-Performance On-Chip Interconnects for Emerging SoCs http://tusharkrishna.ece.gatech.edu/teaching/nocs_acaces17/ ACACES Summer School 2017 Lecture 3: Flow-Control Tushar Krishna Assistant Professor
Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
University of Crete School of Sciences & Engineering Computer Science Department Master Thesis by Michael Papamichael Network Interface Architecture and Prototyping for Chip and Cluster Multiprocessors
Achieving Lightweight Multicast in Asynchronous Networks-on-Chip Using Local Speculation
Achieving Lightweight Multicast in Asynchronous Networks-on-Chip Using Local Speculation Kshitij Bhardwaj Dept. of Computer Science Columbia University Steven M. Nowick 2016 ACM/IEEE Design Automation
Fault-Tolerant Multiple Task Migration in Mesh NoC s over virtual Point-to-Point connections
Fault-Tolerant Multiple Task Migration in Mesh NoC s over virtual Point-to-Point connections A.SAI KUMAR MLR Group of Institutions Dundigal,INDIA B.S.PRIYANKA KUMARI CMR IT Medchal,INDIA Abstract Multiple
Tile Processor (TILEPro64)
Tile Processor Case Study of Contemporary Multicore Fall 2010 Agarwal 6.173 1 Tile Processor (TILEPro64) Performance # of cores On-chip cache (MB) Cache coherency Operations (16/32-bit BOPS) On chip bandwidth
Joint consideration of performance, reliability and fault tolerance in regular Networks-on-Chip via multiple spatially-independent interface terminals
Joint consideration of performance, reliability and fault tolerance in regular Networks-on-Chip via multiple spatially-independent interface terminals Philipp Gorski, Tim Wegner, Dirk Timmermann University
Chap.6 Limited Direct Execution. Dongkun Shin, SKKU
Chap.6 Limited Direct Execution 1 Problems of Direct Execution The OS must virtualize the CPU in an efficient manner while retaining control over the system. Problems how can the OS make sure the program
Routing Algorithms, Process Model for Quality of Services (QoS) and Architectures for Two-Dimensional 4 4 Mesh Topology Network-on-Chip
Routing Algorithms, Process Model for Quality of Services (QoS) and Architectures for Two-Dimensional 4 4 Mesh Topology Network-on-Chip Nauman Jalil, Adnan Qureshi, Furqan Khan, and Sohaib Ayyaz Qazi Abstract
OCCN: A Network-On-Chip Modeling and Simulation Framework. M.Coppola, S.Curaba, M.Grammatikakis, R.Locatelli, G.Maruccia, F.Papariello, L.
OCCN: A Network-On-Chip Modeling and Simulation Framework M.Coppola, S.Curaba, M.Grammatikakis, R.Locatelli, G.Maruccia, F.Papariello, L.Pieralisi Outline Introduction SoC trends SoC: Towards a NoC centric
Network-on-Chip Architecture
Multiple Processor Systems(CMPE-655) Network-on-Chip Architecture Performance aspect and Firefly network architecture By Siva Shankar Chandrasekaran and SreeGowri Shankar Agenda (Enhancing performance)
MIMD Overview. Intel Paragon XP/S Overview. XP/S Usage. XP/S Nodes and Interconnection. ! Distributed-memory MIMD multicomputer
MIMD Overview Intel Paragon XP/S Overview! MIMDs in the 1980s and 1990s! Distributed-memory multicomputers! Intel Paragon XP/S! Thinking Machines CM-5! IBM SP2! Distributed-memory multicomputers with hardware
Modeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano
Modeling and Simulation of System-on on-chip Platorms Donatella Sciuto 10/01/2007 Politecnico di Milano Dipartimento di Elettronica e Informazione Piazza Leonardo da Vinci 32, 20131, Milano Key SoC Market
Process Scheduling Queues
Process Control Process Scheduling Queues Job queue set of all processes in the system. Ready queue set of all processes residing in main memory, ready and waiting to execute. Device queues set of processes
SpaceComRTOS. A distributed formal RTOS adapted to SpaceWire enabled systems
SpaceWire Working group 11th Nov 2004 SpaceComRTOS A distributed formal RTOS adapted to SpaceWire enabled systems Eric.Verhulst@OpenLicenseSociety.org www.openlicensesociety.org 1 The target Ground section
Address InterLeaving for Low- Cost NoCs
Address InterLeaving for Low- Cost NoCs Miltos D. Grammatikakis, Kyprianos Papadimitriou, Polydoros Petrakis, Marcello Coppola, and Michael Soulie Technological Educational Institute of Crete, GR STMicroelectronics,
The Embedded Computing Platform
The Embedded Computing Platform I/O Interfaces and Service José Costa Software for Embedded Systems Department of Computer Science and Engineering (DEI) Instituto Superior Técnico Adapted from the overheads
Basic Low Level Concepts
Course Outline Basic Low Level Concepts Case Studies Operation through multiple switches: Topologies & Routing v Direct, indirect, regular, irregular Formal models and analysis for deadlock and livelock
An Efficient Network-on-Chip (NoC) based Multicore Platform for Hierarchical Parallel Genetic Algorithms
An Efficient Network-on-Chip (NoC) based Multicore Platform for Hierarchical Parallel Genetic Algorithms Yuankun Xue 1, Zhiliang Qian 2, Guopeng Wei 3, Paul Bogdan 1, Chi-Ying Tsui 2, Radu Marculescu 3
EB-51 Low-Cost Emulator
EB-51 Low-Cost Emulator Development Tool for 80C51 Microcontrollers FEATURES Emulates 80C51 Microcontrollers and Derivatives Real-Time Operation up to 40 MHz 3.3V or 5V Voltage Operation Source-Level Debugger
OS Extensibility: SPIN and Exokernels. Robert Grimm New York University
OS Extensibility: SPIN and Exokernels Robert Grimm New York University The Three Questions What is the problem? What is new or different? What are the contributions and limitations? OS Abstraction Barrier
The Kernel Abstraction
The Kernel Abstraction Debugging as Engineering Much of your time in this course will be spent debugging In industry, 50% of software dev is debugging Even more for kernel development How do you reduce
BISTed cores and Test Time Minimization in NOC-based Systems
BISTed cores and Test Time Minimization in NOC-based Systems Érika Cota 1 Luigi Carro 1,2 Flávio Wagner 1 Marcelo Lubaszewski 1,2 1 PPGC - Instituto de Informática 2 PPGEE - Depto. Engenharia Elétrica
NoC Simulation in Heterogeneous Architectures for PGAS Programming Model
NoC Simulation in Heterogeneous Architectures for PGAS Programming Model Sascha Roloff, Andreas Weichslgartner, Frank Hannig, Jürgen Teich University of Erlangen-Nuremberg, Germany Jan Heißwolf Karlsruhe
Overcoming the Memory System Challenge in Dataflow Processing. Darren Jones, Wave Computing Drew Wingard, Sonics
Overcoming the Memory System Challenge in Dataflow Processing Darren Jones, Wave Computing Drew Wingard, Sonics Current Technology Limits Deep Learning Performance Deep Learning Dataflow Graph Existing
ARM s IP and OSCI TLM 2.0
ARM s IP and OSCI TLM 2.0 Deploying Implementations of IP at the Programmer s View abstraction level via RealView System Generator ESL Marketing and Engineering System Design Division ARM Q108 1 Contents
A VERIOG-HDL IMPLEMENTATION OF VIRTUAL CHANNELS IN A NETWORK-ON-CHIP ROUTER. A Thesis SUNGHO PARK
A VERIOG-HDL IMPLEMENTATION OF VIRTUAL CHANNELS IN A NETWORK-ON-CHIP ROUTER A Thesis by SUNGHO PARK Submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment of the requirements
Design methodology for multi processor systems design on regular platforms
Design methodology for multi processor systems design on regular platforms Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Davide Rossi Ph.D Tutor: Prof. Roberto Guerrieri Outline
ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology
1 ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology Mikkel B. Stensgaard and Jens Sparsø Technical University of Denmark Technical University of Denmark Outline 2 Motivation ReNoC Basic
Overview. Overview. OTV Fundamentals. OTV Terms. This chapter provides an overview for Overlay Transport Virtualization (OTV) on Cisco NX-OS devices.
This chapter provides an overview for Overlay Transport Virtualization (OTV) on Cisco NX-OS devices., page 1 Sample Topologies, page 6 OTV is a MAC-in-IP method that extends Layer 2 connectivity across
Securizarea Calculatoarelor și a Rețelelor 32. Tehnologia MPLS VPN
Platformă de e-learning și curriculă e-content pentru învățământul superior tehnic Securizarea Calculatoarelor și a Rețelelor 32. Tehnologia MPLS VPN MPLS VPN 5-ian-2010 What this lecture is about: IP
Processor Affinity or Bound Multiprocessing? Easing the Migration to Embedded Multicore Processing
Easing the Migration to Embedded Multicore Processing Shiv Nagarajan, Ph.D. Nicola Vulpe, Ph.D. shiv@qnx.com, nvulpe@qnx.com Abstract Thanks to higher computing power and system density at lower clock
4. Networks. in parallel computers. Advances in Computer Architecture
4. Networks in parallel computers Advances in Computer Architecture System architectures for parallel computers Control organization Single Instruction stream Multiple Data stream (SIMD) All processors
The Nostrum Network on Chip
The Nostrum Network on Chip 10 processors 10 processors Mikael Millberg, Erland Nilsson, Richard Thid, Johnny Öberg, Zhonghai Lu, Axel Jantsch Royal Institute of Technology, Stockholm November 24, 2004
Design of Router Architecture Based on Wormhole Switching Mode for NoC
International Journal of Scientific & Engineering Research Volume 3, Issue 3, March-2012 1 Design of Router Architecture Based on Wormhole Switching Mode for NoC L.Rooban, S.Dhananjeyan Abstract - Network
Embedded Systems: Hardware Components (part II) Todor Stefanov
Embedded Systems: Hardware Components (part II) Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded
Dynamic Router Design For Reliable Communication In Noc
Dynamic Router Design For Reliable Communication In Noc Mr. G.Kumaran 1, Ms. S.Gokila, M.E., 2 VLSI Design, Electronics and Comm. Department, Pavai College of Technology, Pachal, Namakkal District, India
Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in on-chip Networks
Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in on-chip Networks Andreas Lankes¹, Soeren Sonntag², Helmut Reinig³, Thomas Wild¹, Andreas Herkersdorf¹
OASIS NoC Architecture Design in Verilog HDL Technical Report: TR OASIS
OASIS NoC Architecture Design in Verilog HDL Technical Report: TR-062010-OASIS Written by Kenichi Mori ASL-Ben Abdallah Group Graduate School of Computer Science and Engineering The University of Aizu
1/5/2012. Overview of Interconnects. Presentation Outline. Myrinet and Quadrics. Interconnects. Switch-Based Interconnects
Overview of Interconnects Myrinet and Quadrics Leading Modern Interconnects Presentation Outline General Concepts of Interconnects Myrinet Latest Products Quadrics Latest Release Our Research Interconnects
6.1 Multiprocessor Computing Environment
6 Parallel Computing 6.1 Multiprocessor Computing Environment The high-performance computing environment used in this book for optimization of very large building structures is the Origin 2000 multiprocessor,
Outline Marquette University
COEN-4710 Computer Hardware Lecture 1 Computer Abstractions and Technology (Ch.1) Cristinel Ababei Department of Electrical and Computer Engineering Credits: Slides adapted primarily from presentations
Applying the Benefits of Network on a Chip Architecture to FPGA System Design
white paper Intel FPGA Applying the Benefits of on a Chip Architecture to FPGA System Design Authors Kent Orthner Senior Manager, Software and IP Intel Corporation Table of Contents Abstract...1 Introduction...1
Tolerating Malicious Drivers in Linux. Silas Boyd-Wickizer and Nickolai Zeldovich
XXX Tolerating Malicious Drivers in Linux Silas Boyd-Wickizer and Nickolai Zeldovich How could a device driver be malicious? Today's device drivers are highly privileged Write kernel memory, allocate memory,...
6.9. Communicating to the Outside World: Cluster Networking
6.9 Communicating to the Outside World: Cluster Networking This online section describes the networking hardware and software used to connect the nodes of cluster together. As there are whole books and
Lecture 23: Router Design
Lecture 23: Router Design Papers: A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, ISCA 06, Penn-State ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip
Networks-on-Chip Router: Configuration and Implementation
Networks-on-Chip : Configuration and Implementation Wen-Chung Tsai, Kuo-Chih Chu * 2 1 Department of Information and Communication Engineering, Chaoyang University of Technology, Taichung 413, Taiwan,
Design of Reconfigurable Router for NOC Applications Using Buffer Resizing Techniques
Design of Reconfigurable Router for NOC Applications Using Buffer Resizing Techniques Nandini Sultanpure M.Tech (VLSI Design and Embedded System), Dept of Electronics and Communication Engineering, Lingaraj
Hardware Scheduling Support in SMP Architectures
Hardware Scheduling Support in SMP Architectures André C. Nácul Center for Embedded Systems University of California, Irvine nacul@uci.edu Francesco Regazzoni ALaRI, University of Lugano Lugano, Switzerland
Hardware OS & OS- Application interface
CS 4410 Operating Systems Hardware OS & OS- Application interface Summer 2013 Cornell University 1 Today How my device becomes useful for the user? HW-OS interface Device controller Device driver Interrupts
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 Reconfigurable Routers for Low Power and High Performance Débora Matos, Student Member, IEEE, Caroline Concatto, Student Member, IEEE,
Topic & Scope. Content: The course gives
Topic & Scope Content: The course gives an overview of network processor cards (architectures and use) an introduction of how to program Intel IXP network processors some ideas of how to use network processors
The Multikernel: A new OS architecture for scalable multicore systems Baumann et al. Presentation: Mark Smith
The Multikernel: A new OS architecture for scalable multicore systems Baumann et al. Presentation: Mark Smith Review Introduction Optimizing the OS based on hardware Processor changes Shared Memory vs
Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques
IEEE Computer Society Annual Symposium on VLSI Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques Julian Pontes 1, Matheus Moreira 2, Rafael Soares 3, Ney Calazans 4 Faculty of Informatics,
Real-Time Operating Systems (Working Draft) What is an Operating System (OS)?
Real-Time Operating Systems (Working Draft) Originally Prepared by Sebastian Fischemeister Modified by Insup Lee CIS 541, Spring 2010 What is an Operating System (OS)? A program that acts as an intermediary
Lecture 18: Communication Models and Architectures: Interconnection Networks
Design & Co-design of Embedded Systems Lecture 18: Communication Models and Architectures: Interconnection Networks Sharif University of Technology Computer Engineering g Dept. Winter-Spring 2008 Mehdi
ETSF05/ETSF10 Internet Protocols Network Layer Protocols
ETSF05/ETSF10 Internet Protocols Network Layer Protocols 2016 Jens Andersson Agenda Internetworking IPv4/IPv6 Framentation/Reassembly ICMPv4/ICMPv6 IPv4 to IPv6 transition VPN/Ipsec NAT (Network Address
SONA: An On-Chip Network for Scalable Interconnection of AMBA-Based IPs*
SONA: An On-Chip Network for Scalable Interconnection of AMBA-Based IPs* Eui Bong Jung 1, Han Wook Cho 1, Neungsoo Park 2, and Yong Ho Song 1 1 College of Information and Communications, Hanyang University,
A Literature Review of on-chip Network Design using an Agent-based Management Method
A Literature Review of on-chip Network Design using an Agent-based Management Method Mr. Kendaganna Swamy S Dr. Anand Jatti Dr. Uma B V Instrumentation Instrumentation Communication Bangalore, India Bangalore,
Last time. Wireless link-layer. Introduction. Characteristics of wireless links wireless LANs networking. Cellular Internet access
Last time Wireless link-layer Introduction Wireless hosts, base stations, wireless links Characteristics of wireless links Signal strength, interference, multipath propagation Hidden terminal, signal fading
Copyright 2014 Xilinx
IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
Improving Parallel MPSoC Simulation Performance by Exploiting Dynamic Routing Delay Prediction
Improving Parallel MPSoC Simulation Performance by Exploiting Dynamic Routing Delay Prediction Christoph Roth, Harald Bucher, Simon Reder, Oliver Sander, Jürgen Becker KIT University of the State of Baden-Wuerttemberg
Runtime Application Mapping Using Software Agents
1 Runtime Application Mapping Using Software Agents Mohammad Abdullah Al Faruque, Thomas Ebi, Jörg Henkel Chair for Embedded Systems (CES) Karlsruhe Institute of Technology Overview 2 Motivation Related
Configure Multicast on Cisco Mobility Express AP's
Configure Multicast on Cisco Mobility Express AP's Contents Introduction Prerequisites Requirements Components Used Configure Enable Multicast on Mobility Express Multicast Delivery Mechanism IGMP Snooping
Lecture 7. Xen and the Art of Virtualization. Paul Braham, Boris Dragovic, Keir Fraser et al. 16 November, Advanced Operating Systems
Lecture 7 Xen and the Art of Virtualization Paul Braham, Boris Dragovic, Keir Fraser et al. Advanced Operating Systems 16 November, 2011 SOA/OS Lecture 7, Xen 1/38 Contents Virtualization Xen Memory CPU
5. Distributed Memory Architectures
aster Program (Laurea agistrale) in Computer Science and Networking High Performance Computing Systems and Enabling Platforms arco Vanneschi 5. Distributed emory Architectures Distributed memory architectures
Review: Easy Piece 1
CS 537 Lecture 10 Threads Michael Swift 10/9/17 2004-2007 Ed Lazowska, Hank Levy, Andrea and Remzi Arpaci-Dussea, Michael Swift 1 Review: Easy Piece 1 Virtualization CPU Memory Context Switch Schedulers
Multi MicroBlaze System for Parallel Computing
Multi MicroBlaze System for Parallel Computing P.HUERTA, J.CASTILLO, J.I.MÁRTINEZ, V.LÓPEZ HW/SW Codesign Group Universidad Rey Juan Carlos 28933 Móstoles, Madrid SPAIN Abstract: - Embedded systems need
A closer look at network structure:
T1: Introduction 1.1 What is computer network? Examples of computer network The Internet Network structure: edge and core 1.2 Why computer networks 1.3 The way networks work 1.4 Performance metrics: Delay,
Lecture 3. The Network Layer (cont d) Network Layer 1-1
Lecture 3 The Network Layer (cont d) Network Layer 1-1 Agenda The Network Layer (cont d) What is inside a router? Internet Protocol (IP) IPv4 fragmentation and addressing IP Address Classes and Subnets
CS 351 Week 15. Course Review
CS 351 Week 15 Course Review Objectives: 1. To review the contents from different weeks. 2. To have a complete understanding of important concepts from different weeks. Concepts: 1. Important Concepts
Designing Embedded Processors in FPGAs
Designing Embedded Processors in FPGAs 2002 Agenda Industrial Control Systems Concept Implementation Summary & Conclusions Industrial Control Systems Typically Low Volume Many Variations Required High
Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip
ASP-DAC 2010 20 Jan 2010 Session 6C Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip Jonas Diemer, Rolf Ernst TU Braunschweig, Germany diemer@ida.ing.tu-bs.de Michael Kauschke Intel,
Anne Bracy CS 3410 Computer Science Cornell University
Anne Bracy CS 3410 Computer Science Cornell University The slides were originally created by Deniz ALTINBUKEN. P&H Chapter 4.9, pages 445 452, appendix A.7 Manages all of the software and hardware on the