OCCN: A Network-On-Chip Modeling and Simulation Framework. M.Coppola, S.Curaba, M.Grammatikakis, R.Locatelli, G.Maruccia, F.Papariello, L.
|
|
- Bertha Haynes
- 5 years ago
- Views:
Transcription
1 OCCN: A Network-On-Chip Modeling and Simulation Framework M.Coppola, S.Curaba, M.Grammatikakis, R.Locatelli, G.Maruccia, F.Papariello, L.Pieralisi
2 Outline Introduction SoC trends SoC: Towards a NoC centric design NoC centric design flow OCCN: Methodology for communication modeling What is OCCN? OCCN conceptual model OCCN core Generic representation of a connection Framework key points Performance measurement with Grace Evolution for NoC Conclusion 2
3 Introduction SoC interconnection backbones are moving towards NoC paradigm in order to solve DSM issues and to master on-chip complexity Future SoC simulation platforms will require the development of NoC models and modeling of NoC stack protocol in order to speed up the exploration of different solutions and to allow flexible architecture specification Increasing interest in NoC simulation environments Co-simulation between the network and the rest of the chip Modeling of NoC protocol stack Well defined APIs in order to simplify models exchange and re-use OCCN Methodology 3
4 SoC Towards a NoC centric design NI NI NI NI NoC NI NI NI NI To empower designers with techniques and tools to map the system s communication requirements onto a well optimized communication architecture Key issues NOC design NI design Massive interest in NoC and NI simulation environments 4
5 NoC centric design flow Application models library Selected components + Application requirements communication - computation partitioning Computation / Application API Network services specification NOC models library OCCN Selected NOC + NOC parameters NI design /NOC integration Performance analysis Physical realization 5
6 OCCN : Methodology for communication modeling Generic communication-centric design methodology based on C++ and SystemC OCCN (On-Chip Communication Network) addresses high level performance modeling issues such as speed, latency and power estimation modeling productivity model portability simulation speed-up OCCN is an on-going research activity between several R&D organizations On-Chip communication architecture 6
7 What is OCCN? OCCN: A framework for NoC modelling open source C++ code built on top of SystemC Generic message passing APIs simplify the task of implementing communication drivers at different levels of abstraction Blocking send/receive primitives SystemC 2.0 Library User s Model OCCN Library SystemC 2.0 Scheduler NI layer OCCN - Communication APIs OCCN NoC Communication layer NoC communication layer set of C++ classes derived from sc_channel channel establishes transfer of messages among different ports according to the protocol stack supported by a specific NoC Communication APIs specialization of sc_port SystemC object message passing paradigm for inter-module communication 7
8 OCCN Conceptual Model Sw Adaptation OCCN Conceptual Model Application Layer Application API Adaptation Layer Hw Adaptation Communication API NoC Communication Layer 8
9 OCCN core: the PDU Protocol = syntax + semantics syntax = PDU semantics = how the PDUs are exchanged The PDUs exchanged have two parts: a header also known as the Protocol Control Information (PCI) a payload also known as a Service Data Unit (SDU) Several operators are defined for handling protocol operations (segmentation/reassembling) Syntax example struct MyHeader {int P; char T;}; Pdu<MyHeader,char,4> my_pdu; 9
10 Generic representation of a connection Any connection of a module to the communication node (network) is based on 2 sets of PDU Pdu< PCIRequest, uint32> Pdu< PCIResponse, uint32> The PCI and SDU sets are defined according to the bus specification and thus are specific to a model. For instance they will be different for an AHB model and an STBUS model request Requestl PDU response PDU STBUS struct PCIRequest { bool Request; unsigned int address; unsigned char Opcode; bool Lock; unsigned char SrcId; }; struct PCIResponse { bool ReturnRequest; unsigned char ReturnOpcode; unsigned char SrcId; }; 10
11 OCCN core : API syntax simple message passing API 1 2 Transmitter process OCCN BUS MODEL Receiver process Port A Port B void asend(pdu<>* p) Pdu<>* receive() void send(pdu<>* p) void reply() void send(pdu<>* p, sc_time& time_out, bool& sent) void reply(uint nb_cycles) void asend(pdu<>* p, sc_time& time_out, bool& sent) void reply(sc_time& delay) Pdu<>* receive(sc_time& time_out, bool& received) 11
12 OCCN core : API semantics with or without acknowledge BUS send (Pdu) or asend(pdu) asend() released Time Module A Time Module B Pdu = receive( ) send( ) released reply( ) 12
13 OCCN framework key points Message passing oriented communication Protocol state machine centralized Generic structure for communication node request PDU response Communication Optimized physical transfer PDU Protocol state Synchronous or asynchronous communication with no simulation overhead machine System performance metrics Dynamic number of bound 13
14 OCCN: code example #include producer.h producer::producer(sc_module_name name) : sc_module(name) {SC_THREAD(read);} void producer::read() { char c; Pdu<char>* msg; while (cin.get(c)) { msg = new Pdu<char>; } // producer sends c *msg = c; out.send(msg); // after the send the msg is not usable Protocol inlining: protocol is automatically generated } 14
15 MPSoC architecture in OCCN main() { sc_clock my_clock(10, SC_NS); pe1, pe2; SE se1; NoC occa(); 1 2 } occa.clk(my_clock); pe1.port(occa); pe2.port(occa); se1.port(occa); occa.set_address_range(&se1.port,0x100,0x500); occa.set_priority(&pe1.port, 2); occa.set_priority(&pe2.port, 5); sc_start(-1); NoC Target 0x100-0x500 15
16 Performance measurement with Grace XY graph, XY charts, pie charts, polar, and fixed graphs. User-defined scaling, ticks, labels, symbols, line styles, fonts, colors. Merging, validation, cumulative average, curve fitting, regression, filtering, DFT/FFT, cross/auto-correlation, sorting, interpolation, integration, differentiation... Internal language, and dynamic module loading (C, Fortran, etc). Hardcopy support with PS, PDF, GIF and PNM formats. 16
17 Evolution for NoC OCCN: A NoC Router OCCN_IF OCCN_IF SC_Thread Input_behavior { } Output buffer Output buffer OUTPUT_PORT OUTPUT_PORT OCCN_IF Synchronization SC_Method SC_Thread Output buffer OUTPUT_PORT OCCN_IF Output_Behavior { } Output buffer OUTPUT_PORT 17
18 Conclusion OCCN based on SystemC methodology open & flexible API simulation speed-up reusability productivity communication architecture exploration Public part -> 18
A Methodology for NoC
OCCN On-Chip Communication Architecture OccN A Methodology for NoC AST Grenoble Marcello Coppola Outline SoC today NoC OCCN Case study Conclusion Soc Today: A Variety of Networks & Terminals Ad-Hoc-Net
More informationOCCN: A NoC Modeling Framework for Design Exploration
OCCN: A NoC Modeling Framework for Design Exploration Marcello Coppola 1, Stephane Curaba 1, Miltos D. Grammatikakis 2, 3, Riccardo Locatelli 4, Giuseppe Maruccia 1 and Francesco Papariello 1 1 ST Microelectronics,
More informationOn-Chip Communication Network: User Manual V1.0.1
OCCN On-Chip Communication Architecture On-Chip Communication Network: User Manual V1.0.1 Marcello Coppola 1, Stephane Curaba 1, Miltos Grammatikakis 2, Giuseppe Maruccia 1 and Francesco Papariello 1 1
More informationThe Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning
1 The Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning Tim Kogel European SystemC User Group Meeting, 12.10.2004 Outline 2 Transaction Level Modeling
More informationFlexible MPSoC Platform with Fast Interconnect Exploration for Optimal System Performance for a Specific Application
Flexible MPSoC Platform with Fast Interconnect Exploration for Optimal System Performance for a Specific Application Florin Dumitrascu, Iuliana Bacivarov, Lorenzo Pieralisi, Marius Bonaciu, Ahmed A. Jerraya
More informationSimulink -based Programming Environment for Heterogeneous MPSoC
Simulink -based Programming Environment for Heterogeneous MPSoC Katalin Popovici katalin.popovici@mathworks.com Software Engineer, The MathWorks DATE 2009, Nice, France 2009 The MathWorks, Inc. Summary
More informationXtensa. Andrew Mihal 290A Fall 2002
Xtensa Andrew Mihal 290A Fall 2002 1 Outline Introduction Single processor Xtensa system architecture Exporting a programming model for single processor Multiple processor system architecture Exporting
More informationTransaction Level Model Simulator for NoC-based MPSoC Platform
Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits & Systems, Hangzhou, China, April 15-17, 27 17 Transaction Level Model Simulator for NoC-based MPSoC Platform
More informationGetting Started with TLM-2.0
Getting Started with TLM-2.0 A Series of Tutorials based on a set of Simple, Complete Examples John Aynsley, Doulos, June 2008 Tutorial 1 Sockets, Generic Payload, Blocking Transport Introduction The TLM-2.0
More informationHardware-Software Codesign. 6. System Simulation
Hardware-Software Codesign 6. System Simulation Lothar Thiele 6-1 System Design specification system simulation (this lecture) (worst-case) perf. analysis (lectures 10-11) system synthesis estimation SW-compilation
More informationEmbedded System Design and Modeling EE382V, Fall 2008
Embedded System Design and Modeling EE382V, Fall 2008 Lecture Notes 4 System Design Flow and Design Methodology Dates: Sep 16&18, 2008 Scribe: Mahesh Prabhu SpecC: Import Directive: This is different from
More informationSoC Design. Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik
SoC Design Prof. Dr. Christophe Bobda Institut für Informatik Lehrstuhl für Technische Informatik Chapter 5 On-Chip Communication Outline 1. Introduction 2. Shared media 3. Switched media 4. Network on
More informationTransaction Level Modeling with SystemC. Thorsten Grötker Engineering Manager Synopsys, Inc.
Transaction Level Modeling with SystemC Thorsten Grötker Engineering Manager Synopsys, Inc. Outline Abstraction Levels SystemC Communication Mechanism Transaction Level Modeling of the AMBA AHB/APB Protocol
More informationThe Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006
The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content
More informationThe Nostrum Network on Chip
The Nostrum Network on Chip 10 processors 10 processors Mikael Millberg, Erland Nilsson, Richard Thid, Johnny Öberg, Zhonghai Lu, Axel Jantsch Royal Institute of Technology, Stockholm November 24, 2004
More informationSystemC, OCCN and VPs. Integrated Systems Development NoC Round Table, ESTEC 17 September 2009
SystemC, OCCN and VPs M. Grammatikakis,, E. Politis and C. Papadas Integrated Systems Development NoC Round Table, ESTEC 17 September 2009 On SoC/NoC Modeling Developments ISD has contributed to the design,
More informationLG2: Lecture Group 2: SystemC. Topic: SystemC Overview. LG2.1 - SC SystemC Components. LG2.2 - SC Example (Counter)
LG2: Lecture Group 2: SystemC. Topic: SystemC Overview LG2.1 - SC SystemC Components LG2.2 - SC Example (Counter) LG2.3 - SC SystemC Structural Netlist LG2.4 - SC SystemC Signals LG2.5 - SC Threads and
More informationHeMPS Platform v7.3. Marcelo Ruaro, Eduardo Wachter, Guilherme Madalozzo, Guilherme Castilhos, André del Mestre Fernando G. Moraes
1 HeMPS Platform v7.3 Marcelo Ruaro, Eduardo Wachter, Guilherme Madalozzo, Guilherme Castilhos, André del Mestre Fernando G. Moraes PUCRS University, Computer Science Department, Porto Alegre, Brazil Platform
More informationCommunication Oriented Design Flow
ARTIST2 http://www.artist-embedded.org/fp6/ ARTIST Workshop at DATE 06 W4: Design Issues in Distributed, Communication-Centric Systems Communication Oriented Design Flow Marcello Coppola Head of AST Grenoble
More informationQEMU and SystemC. Màrius Màrius Montón
QEMU and SystemC March March 2011 2011 QUF'11 QUF'11 Grenoble Grenoble Màrius Màrius Montón Outline Introduction Objectives Virtual Platforms and SystemC Checkpointing for SystemC Conclusions 2 Introduction
More informationCHAPTER 6 FPGA IMPLEMENTATION OF ARBITERS ALGORITHM FOR NETWORK-ON-CHIP
133 CHAPTER 6 FPGA IMPLEMENTATION OF ARBITERS ALGORITHM FOR NETWORK-ON-CHIP 6.1 INTRODUCTION As the era of a billion transistors on a one chip approaches, a lot of Processing Elements (PEs) could be located
More informationNoC Round Table / ESA Sep Asynchronous Three Dimensional Networks on. on Chip. Abbas Sheibanyrad
NoC Round Table / ESA Sep. 2009 Asynchronous Three Dimensional Networks on on Chip Frédéric ric PétrotP Outline Three Dimensional Integration Clock Distribution and GALS Paradigm Contribution of the Third
More informationSystem-level design refinement using SystemC. Robert Dale Walstrom. A thesis submitted to the graduate faculty
System-level design refinement using SystemC by Robert Dale Walstrom A thesis submitted to the graduate faculty in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE Major: Computer
More informationModeling and Simulation of System-on. Platorms. Politecnico di Milano. Donatella Sciuto. Piazza Leonardo da Vinci 32, 20131, Milano
Modeling and Simulation of System-on on-chip Platorms Donatella Sciuto 10/01/2007 Politecnico di Milano Dipartimento di Elettronica e Informazione Piazza Leonardo da Vinci 32, 20131, Milano Key SoC Market
More informationImproving Parallel MPSoC Simulation Performance by Exploiting Dynamic Routing Delay Prediction
Improving Parallel MPSoC Simulation Performance by Exploiting Dynamic Routing Delay Prediction Christoph Roth, Harald Bucher, Simon Reder, Oliver Sander, Jürgen Becker KIT University of the State of Baden-Wuerttemberg
More informationA Fast Timing-Accurate MPSoC HW/SW Co-Simulation Platform based on a Novel Synchronization Scheme
A Fast Timing-Accurate MPSoC HW/SW Co-Simulation Platform based on a Novel Synchronization Scheme Mingyan Yu, Junjie Song, Fangfa Fu, Siyue Sun, and Bo Liu Abstract Fast and accurate full-system simulation
More informationProgramming Heterogeneous Embedded Systems for IoT
Programming Heterogeneous Embedded Systems for IoT Jeronimo Castrillon Chair for Compiler Construction TU Dresden jeronimo.castrillon@tu-dresden.de Get-together toward a sustainable collaboration in IoT
More informationEmbedded Systems: Hardware Components (part II) Todor Stefanov
Embedded Systems: Hardware Components (part II) Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded
More informationPractical Near-Data Processing for In-Memory Analytics Frameworks
Practical Near-Data Processing for In-Memory Analytics Frameworks Mingyu Gao, Grant Ayers, Christos Kozyrakis Stanford University http://mast.stanford.edu PACT Oct 19, 2015 Motivating Trends End of Dennard
More informationSCope: Efficient HdS simulation for MpSoC with NoC
SCope: Efficient HdS simulation for MpSoC with NoC Eugenio Villar Héctor Posadas University of Cantabria Marcos Martínez DS2 Motivation The microprocessor will be the NAND gate of the integrated systems
More informationSHIM: A Language for Hardware/Software Integration
SHIM: A Language for Hardware/Software Integration Stephen A. Edwards Department of Computer Science, Columbia University www.cs.columbia.edu/ sedwards sedwards@cs.columbia.edu Definition shim \ shim\
More informationModel-based Analysis of Event-driven Distributed Real-time Embedded Systems
Model-based Analysis of Event-driven Distributed Real-time Embedded Systems Gabor Madl Committee Chancellor s Professor Nikil Dutt (Chair) Professor Tony Givargis Professor Ian Harris University of California,
More informationINTERFACING REAL-TIME AUDIO AND FILE I/O
INTERFACING REAL-TIME AUDIO AND FILE I/O Ross Bencina portaudio.com rossbencina.com rossb@audiomulch.com @RossBencina Example source code: https://github.com/rossbencina/realtimefilestreaming Q: How to
More informationFCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow
FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow Abstract: High-level synthesis (HLS) of data-parallel input languages, such as the Compute Unified Device Architecture
More informationModular SystemC. In-house Training Options. For further information contact your local Doulos Sales Office.
Modular SystemC is a set of modules related to SystemC TM (IEEE 1666-2005) aimed at fulfilling teambased training requirements for engineers from a range of technical backgrounds, i.e. hardware and software
More informationLong Term Trends for Embedded System Design
Long Term Trends for Embedded System Design Ahmed Amine JERRAYA Laboratoire TIMA, 46 Avenue Félix Viallet, 38031 Grenoble CEDEX, France Email: Ahmed.Jerraya@imag.fr Abstract. An embedded system is an application
More informationChapter 3: Process Concept
Chapter 3: Process Concept Chapter 3: Process Concept Process Concept Process Scheduling Operations on Processes Inter-Process Communication (IPC) Communication in Client-Server Systems Objectives 3.2
More information4 th European SystemC Users Group Meeting
4 th European SystemC Users Group Meeting http://www-ti.informatik.uni-tuebingen.de/systemc Copenhagen October 5 th, 2001, 1100-1600 SystemC 2.0 Tutorial Thorsten Grötker R & D Manager Synopsys, Inc. Motivation
More informationChapter 3: Process Concept
Chapter 3: Process Concept Chapter 3: Process Concept Process Concept Process Scheduling Operations on Processes Inter-Process Communication (IPC) Communication in Client-Server Systems Objectives 3.2
More informationNoc Evolution and Performance Optimization by Addition of Long Range Links: A Survey. By Naveen Choudhary & Vaishali Maheshwari
Global Journal of Computer Science and Technology: E Network, Web & Security Volume 15 Issue 6 Version 1.0 Year 2015 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
More informationMoCC - Models of Computation and Communication SystemC as an Heterogeneous System Specification Language
SystemC as an Heterogeneous System Specification Language Eugenio Villar Fernando Herrera University of Cantabria Challenges Massive concurrency Complexity PCB MPSoC with NoC Nanoelectronics Challenges
More informationDie virtuelle Plattform:
Die virtuelle Plattform: Der Einsatz von Zynq fuer die Verifikation und das Debugging von konfigurierbaren Systemen Dr. Endric Schubert Missing Link Electronics Marlene-Dietrich-Straße 5 89231 Neu-Ulm
More informationSystem-On-Chip Architecture Modeling Style Guide
Center for Embedded Computer Systems University of California, Irvine System-On-Chip Architecture Modeling Style Guide Junyu Peng Andreas Gerstlauer Rainer Dömer Daniel D. Gajski Technical Report CECS-TR-04-22
More informationTLM Technology for Off-Chip Interfaces on the Automotive domain
TLM Technology for Off-Chip Interfaces on the Automotive domain European SystemC User s Group Workshop Victor Reyes Synopsys Synopsys 2012 1 More than SoC only simulations SoC Board System IP communication
More informationSPACE: SystemC Partitioning of Architectures for Co-design of real-time Embedded systems
September 29, 2004 SPACE: Partitioning of Architectures for Co-design of real-time Embedded systems Jérome Chevalier 1, Maxime De Nanclas 1, Guy Bois 1 and Mostapha Aboulhamid 2 1. École Polytechnique
More informationLook Ma, No Clocks! Techniques to Improve Model Performance by. ESL Practice Leader
Look Ma, No Clocks! Techniques to Improve Model Performance by David dc Black of XtremeEDA te e Copoato Corporation ESL Practice Leader v2 Agenda Motivation Solutions Example 1 - Timers without Clocks
More informationSystem-on-Chip. 4l1 Springer. Embedded Software Design and Programming of Multiprocessor. Simulink and SystemC. Case Studies
Katalin Popovici Frederic Rousseau Ahmed A. Jerraya Marilyn Wolf Embedded Software Design and Programming of Multiprocessor System-on-Chip Simulink and SystemC Case Studies 4l1 Springer Contents 1 Embedded
More informationChapter 3: Processes. Operating System Concepts Essentials 8 th Edition
Chapter 3: Processes Silberschatz, Galvin and Gagne 2011 Chapter 3: Processes Process Concept Process Scheduling Operations on Processes Interprocess Communication Examples of IPC Systems Communication
More informationCoFluent Design FPGA. SoC FPGA. Embedded. Systems. HW/SW
CoFluent Design www.cofluentdesign.com Embedded HW/SW Systems SW SoC FPGA FPGA Integration Systems & Verification of GreenSocs Models in a CoFluent Testbench jerome.lemaitre@cofluentdesign.com NASCUG IX,
More informationint fnvgetconfig(handle h, UINT32 id, const void *cfg, size_t sz);... 4
RP-VL-UTIL-V1 Developer s Guide [ Contents ] 1. Introduction... 1 2. Building Environment... 1 3. Operating Environment... 1 4. Function Explanation... 2 4.1. Common API for Transmitting and Receiving...
More informationTransaction Level Modeling with SystemC. Thorsten Grötker Engineering Manager Synopsys, Inc.
Transaction Level Modeling with System Thorsten Grötker Engineering Manager Synopsys, Inc. Outline Abstraction Levels System ommunication Mechanism Application 1: Generic Transaction Level ommunication
More informationModeling Software with SystemC 3.0
Modeling Software with SystemC 3.0 Thorsten Grötker Synopsys, Inc. 6 th European SystemC Users Group Meeting Stresa, Italy, October 22, 2002 Agenda Roadmap Why Software Modeling? Today: What works and
More informationSoftware Design and Integration for Embedded Multimedia Applications by Successive Refinement
Software Design and Integration for Embedded Multimedia Applications by Successive Refinement Katalin Popovici katalin.popovici@mathworks.com The MathWorks, France 2008 The MathWorks, Inc. Acknowledgement
More informationA UML Profile for SysML-Based Comodeling for Embedded Systems Simulation and Synthesis
A UML Profile for SysML-Based Comodeling for Embedded Systems Simulation and Synthesis Fabian Mischkalla, Da He, Wolfgang Mueller University of Paderborn/C-LAB, Paderborn, Germany Abstract After its wide
More informationNoC Simulation in Heterogeneous Architectures for PGAS Programming Model
NoC Simulation in Heterogeneous Architectures for PGAS Programming Model Sascha Roloff, Andreas Weichslgartner, Frank Hannig, Jürgen Teich University of Erlangen-Nuremberg, Germany Jan Heißwolf Karlsruhe
More informationChapter 2 M3-SCoPE: Performance Modeling of Multi-Processor Embedded Systems for Fast Design Space Exploration
Chapter 2 M3-SCoPE: Performance Modeling of Multi-Processor Embedded Systems for Fast Design Space Exploration Hector Posadas, Sara Real, and Eugenio Villar Abstract Design Space Exploration for complex,
More informationFPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC) D.Udhayasheela, pg student [Communication system],dept.ofece,,as-salam engineering and technology, N.MageshwariAssistant Professor
More informationCOP 4610: Introduction to Operating Systems (Spring 2014) Chapter 3: Process. Zhi Wang Florida State University
COP 4610: Introduction to Operating Systems (Spring 2014) Chapter 3: Process Zhi Wang Florida State University Contents Process concept Process scheduling Operations on processes Inter-process communication
More informationChapter 3: Process Concept
Chapter 3: Process Concept Silberschatz, Galvin and Gagne 2013! Chapter 3: Process Concept Process Concept" Process Scheduling" Operations on Processes" Inter-Process Communication (IPC)" Communication
More informationDesign methodology for multi processor systems design on regular platforms
Design methodology for multi processor systems design on regular platforms Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Davide Rossi Ph.D Tutor: Prof. Roberto Guerrieri Outline
More informationHigh Performance Computing. University questions with solution
High Performance Computing University questions with solution Q1) Explain the basic working principle of VLIW processor. (6 marks) The following points are basic working principle of VLIW processor. The
More informationHLD For SMP node affinity
HLD For SMP node affinity Introduction Current versions of Lustre rely on a single active metadata server. Metadata throughput may be a bottleneck for large sites with many thousands of nodes. System architects
More informationEEL 5722C Field-Programmable Gate Array Design
EEL 5722C Field-Programmable Gate Array Design Lecture 16: System-Level Modeling in SystemC 2.0 Prof. Mingjie Lin * Stuart Swan, An Introduction to System-Level Modeling in SystemC 2.0, Cadence Design
More informationCMU /618 Exam 2 Practice Problems
CMU 15-418/618 Exam 2 Practice Problems Miscellaneous Questions A. You are working on parallelizing a matrix-vector multiplication, and try creating a result vector for each thread (p). Your code then
More informationA framework for optimizing OpenVX Applications on Embedded Many Core Accelerators
A framework for optimizing OpenVX Applications on Embedded Many Core Accelerators Giuseppe Tagliavini, DEI University of Bologna Germain Haugou, IIS ETHZ Andrea Marongiu, DEI University of Bologna & IIS
More informationNetwork-on-Chip Architecture
Multiple Processor Systems(CMPE-655) Network-on-Chip Architecture Performance aspect and Firefly network architecture By Siva Shankar Chandrasekaran and SreeGowri Shankar Agenda (Enhancing performance)
More informationTowards a SystemC Transaction Level Modeling Standard. Stuart Swan Senior Architect Cadence Design Systems, Inc. June 2004
Towards a SystemC Transaction Level Modeling Standard Stuart Swan Senior Architect Cadence Design Systems, Inc. June 2004 SystemC Transaction Level Modeling What is TLM? Communication uses function calls
More informationFlexible and Executable Hardware/Software Interface Modeling For Multiprocessor SoC Design Using SystemC
Flexible and Executable / Interface Modeling For Multiprocessor SoC Design Using SystemC Patrice Gerin Hao Shen Alexandre Chureau Aimen Bouchhima Ahmed Amine Jerraya System-Level Synthesis Group TIMA Laboratory
More informationThe OSI Model. Open Systems Interconnection (OSI). Developed by the International Organization for Standardization (ISO).
Network Models The OSI Model Open Systems Interconnection (OSI). Developed by the International Organization for Standardization (ISO). Model for understanding and developing computer-to-computer communication
More informationOpen Fabrics Interfaces Architecture Introduction. Sean Hefty Intel Corporation
Open Fabrics Interfaces Architecture Introduction Sean Hefty Intel Corporation Current State of Affairs OFED software Widely adopted low-level RDMA API Ships with upstream Linux but OFED SW was not designed
More informationOutline. SLD challenges Platform Based Design (PBD) Leveraging state of the art CAD Metropolis. Case study: Wireless Sensor Network
By Alberto Puggelli Outline SLD challenges Platform Based Design (PBD) Case study: Wireless Sensor Network Leveraging state of the art CAD Metropolis Case study: JPEG Encoder SLD Challenge Establish a
More informationIntegration of System-On-Chip Simulation Models
Integration of System-On-Chip Simulation Models Department of Informatics and Mathematical Modelling Technical University of Denmark M.Sc. Thesis No.13 Michael Storgaard (s011934) 28th February 2005 Technical
More informationCo-synthesis and Accelerator based Embedded System Design
Co-synthesis and Accelerator based Embedded System Design COE838: Embedded Computer System http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
More informationNoCIC: A Spice-based Interconnect Planning Tool Emphasizing Aggressive On-Chip Interconnect Circuit Methods
1 NoCIC: A Spice-based Interconnect Planning Tool Emphasizing Aggressive On-Chip Interconnect Circuit Methods V. Venkatraman, A. Laffely, J. Jang, H. Kukkamalla, Z. Zhu & W. Burleson Interconnect Circuit
More informationDraft-ietf-nfsv4-rpcsecgssv3-05. William A. (Andy) Adamson IETF 88 Vancouver
Draft-ietf-nfsv4-rpcsecgssv3-05 William A. (Andy) Adamson andros@netapp.com IETF 88 Vancouver 1 Motivation Draft un-changed since Nov 07 2012 Refocus on NFSv4.2 use NFSv4.2 Secure Inter-server SSC It s
More informationHardware Design and Simulation for Verification
Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture
More informationMinje Jun. Eui-Young Chung
Mixed Integer Linear Programming-based g Optimal Topology Synthesis of Cascaded Crossbar Switches Minje Jun Sungjoo Yoo Eui-Young Chung Contents Motivation Related Works Overview of the Method Problem
More informationIntroduction to System-on-Chip
Introduction to System-on-Chip COE838: Systems-on-Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University
More informationDesigning with SystemC: Multi-Paradigm Modeling and Simulation Performance Evaluation
Designing with SystemC: Multi-Paradigm Modeling and Simulation Performance Evaluation L. Charest, E.M. Aboulhamid and A. Tsikhanovich DIRO, Université de Montréal 2920 Ch. de la TourCP628 Centre-Ville
More informationHybrid Analysis of SystemC Models for Fast and Accurate Parallel Simulation
Hybrid Analysis of SystemC Models for Fast and Accurate Parallel Simulation Tim Schmidt, Guantao Liu, and Rainer Dömer Center for Embedded and Cyber-physical Systems University of California, Irvine, USA
More informationCHAPTER 3 - PROCESS CONCEPT
CHAPTER 3 - PROCESS CONCEPT 1 OBJECTIVES Introduce a process a program in execution basis of all computation Describe features of processes: scheduling, creation, termination, communication Explore interprocess
More informationCOP 4610: Introduction to Operating Systems (Spring 2016) Chapter 3: Process. Zhi Wang Florida State University
COP 4610: Introduction to Operating Systems (Spring 2016) Chapter 3: Process Zhi Wang Florida State University Contents Process concept Process scheduling Operations on processes Inter-process communication
More informationSpaceCommRTOS. From a formal RTOS concept to a universal communication mechanism for distributed real-time systems
SpaceWire Working group 15th Sept 2004 SpaceCommRTOS From a formal RTOS concept to a universal communication mechanism for distributed real-time systems Eric.Verhulst@OpenLicenseSociety.org www.openlicensesociety.org
More informationMapping a Pipelined Data Path onto a Network-on-Chip
Mapping a Pipelined Data Path onto a Network-on-Chip Stephan Kubisch, Claas Cornelius, Ronald Hecht, Dirk Timmermann {stephan.kubisch;claas.cornelius}@uni-rostock.de University of Rostock Institute of
More informationOptimization of Behavioral IPs in Multi-Processor System-on- Chips
Optimization of Behavioral IPs in Multi-Processor System-on- Chips Yidi Liu and Benjamin Carrion Schafer # Department of Electronic and Information Engineering b.carrionschafer@polyu.edu.hk # Outline High-Level
More informationThe MPI Message-passing Standard Practical use and implementation (I) SPD Course 2/03/2010 Massimo Coppola
The MPI Message-passing Standard Practical use and implementation (I) SPD Course 2/03/2010 Massimo Coppola What is MPI MPI: Message Passing Interface a standard defining a communication library that allows
More informationESA IPs & SoCs developments
ESA IPs & SoCs developments Picture courtesy of: Lightwave esearch Laboratory Columbia University NY 1 ESA IP cores portfolio Processor Leon2 FT Fault tolerant Sparc V8 architecture Data handling Interfaces
More informationA Tuneable Software Cache Coherence Protocol for Heterogeneous MPSoCs. Marco Bekooij & Frank Ophelders
A Tuneable Software Cache Coherence Protocol for Heterogeneous MPSoCs Marco Bekooij & Frank Ophelders Outline Context What is cache coherence Addressed challenge Short overview of related work Related
More informationDistributed Objects and Remote Invocation. Programming Models for Distributed Applications
Distributed Objects and Remote Invocation Programming Models for Distributed Applications Extending Conventional Techniques The remote procedure call model is an extension of the conventional procedure
More informationEE/CSCI 451: Parallel and Distributed Computation
EE/CSCI 451: Parallel and Distributed Computation Lecture #7 2/5/2017 Xuehai Qian Xuehai.qian@usc.edu http://alchem.usc.edu/portal/xuehaiq.html University of Southern California 1 Outline From last class
More informationChapter 2 Overview of SystemC
Chapter 2 Overview of SystemC The previous chapters gave a brief context for the application of SystemC. This chapter presents an overview of the SystemC language elements. Details are discussed in-depth
More informationChapter 3: Processes. Operating System Concepts 8 th Edition,
Chapter 3: Processes, Silberschatz, Galvin and Gagne 2009 Outline Process Concept Process Scheduling Operations on Processes Interprocess Communication Examples of IPC Systems Communication in Client-Server
More informationCSE 544: Principles of Database Systems
CSE 544: Principles of Database Systems Anatomy of a DBMS, Parallel Databases 1 Announcements Lecture on Thursday, May 2nd: Moved to 9am-10:30am, CSE 403 Paper reviews: Anatomy paper was due yesterday;
More informationISSN Vol.03, Issue.02, March-2015, Pages:
ISSN 2322-0929 Vol.03, Issue.02, March-2015, Pages:0122-0126 www.ijvdcs.org Design and Simulation Five Port Router using Verilog HDL CH.KARTHIK 1, R.S.UMA SUSEELA 2 1 PG Scholar, Dept of VLSI, Gokaraju
More informationComputer Networks (Introduction to TCP/IP Protocols)
Network Security(CP33925) Computer Networks (Introduction to TCP/IP Protocols) 부산대학교공과대학정보컴퓨터공학부 Network Type Elements of Protocol OSI Reference Model OSI Layers What we ll learn today 2 Definition of
More informationChapter 3: Processes
Operating Systems Chapter 3: Processes Silberschatz, Galvin and Gagne 2009 Chapter 3: Processes Process Concept Process Scheduling Operations on Processes Interprocess Communication (IPC) Examples of IPC
More informationIntroduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano
Introduction to Multiprocessors (Part I) Prof. Cristina Silvano Politecnico di Milano Outline Key issues to design multiprocessors Interconnection network Centralized shared-memory architectures Distributed
More informationSpiNNaker Application Programming Interface (API)
SpiNNaker Application Programming Interface (API) Version 2.0.0 10 March 2016 Application programming interface (API) Event-driven programming model The SpiNNaker API programming model is a simple, event-driven
More informationThree Things You Need to Know to Use the Accellera PSS
Three Things You Need to Know to Use the Accellera PSS Sharon Rosenberg, Senior Solutions Architect, Cadence Three primary considerations for adopting the Accellera Portable Stimulus Standard (PSS) are
More informationChapter 3: Processes. Operating System Concepts 8th Edition
Chapter 3: Processes Chapter 3: Processes Process Concept Process Scheduling Operations on Processes Interprocess Communication Examples of IPC Systems Communication in Client-Server Systems 3.2 Objectives
More information