Agilent EEsof EDA. Implementation of Touchstone Version 2.0 in ADS New Features for Solving HSD Challenges with ADS 2013
|
|
- Roger Sparks
- 6 years ago
- Views:
Transcription
1 New Features for Solving HSD Challenges with ADS 2013 Implementation of Touchstone Version 2.0 in ADS Agilent EEsof EDA Radek Biernacki June 17/18/20, 2013 Copyright 2013 Agilent Technologies 1
2 Outline Why Touchstone 2.0 ADS Implementation Touchstone 2.0 Format Notes on differential ports Notes on mixed-mode n-port parameters Some hints for using Touchstone data Copyright 2013 Agilent Technologies 2
3 Historical Note S-parameters have been used for many decades to characterize linear sub-circuits, passive and active devices, interconnects, EM co-simulation, etc. Growing interest in S-parameter representation of linear sub-circuits among the SI/PI engineers. PI engineers observed improved accuracy when different reference impedances were used for power than those for signal ports. The legacy Touchstone format accommodated only the same reference impedance for all ports. Copyright 2013 Agilent Technologies 3
4 The Role of the IBIS Open Forum IBIS Open Forum is a standardization organization that supports I/O buffer modeling (I/O Buffer Information Specification) with the focus on signal and power integrity. The IBIS organization took the initiative to standardize on the Agilent s Touchstone format. With Agilent s permission the official Touchstone File Format Specification Version 2.0 has been developed, and ratified in Copyright 2013 Agilent Technologies 4
5 Notes on Per-Port Reference Impedances ADS has always allowed different per-port reference impedances CITI files datasets This included complex reference impedances, useful for power match In view of several ways to deal with complex impedances, IBIS decided to it was sufficient to allow real impedances only. Copyright 2013 Agilent Technologies 5
6 Version 1.0 Format The original Touchstone File Format had never been officially standardized, though it was a de-facto standard. A few of the original rules have been slightly relaxed with time, including three character file name extension as needed for more than 9-port data (e.g., *.s12p) reliance on the file name extension limited number of data items per line The IBIS standardization initiative included also the legacy Touchstone files. They are now referred to as Version 1.0 files. This has effectively put an end to somewhat uncontrolled attempts to extend the original format by various vendors. Copyright 2013 Agilent Technologies 6
7 A Typical Version 1.0 File! Created Fri Nov 21 11:25: # Hz S MA R 50! freq mags11 angs11 mags21 angs21 mags12 angs12 mags22 angs22 1e e e e e ! 2 Port Noise Data 1e+009 3e+009 5e+009 Copyright 2013 Agilent Technologies 7
8 Example of an Illegal Extension in a Legacy Touchstone File! Four port data with different per-port reference impedances # Hz S MA R ! freq mags11 angs11 mags12 angs12 mags13 angs13 mags14 angs14! freq mags21 angs21 mags22 angs22 mags23 angs23 mags24 angs24! freq mags31 angs31 mags32 angs32 mags33 angs33 mags34 angs34! freq mags41 angs41 mags42 angs42 mags43 angs43 mags44 angs44 1e We have no plans to support such non-standard extensions. A file like this can be easily converted to a Version 2.0 file. Copyright 2013 Agilent Technologies 8
9 Touchstone 2.0 Implementation in ADS Release Import (read) yes complete features all SnP, SnP_Diff and De_Embed components no for the DAC component (use SnP directly) Export (write) yes Touchstone 1.0 (as before) no Touchstone 2.0 (for now) SPOutput, Data File Tool, TouchstoneCombiner Copyright 2013 Agilent Technologies 9
10 Touchstone 2.0 Implementation in ADS Release cont d Familiar SnP components User does not have to identify the file version or act upon it! Copyright 2013 Agilent Technologies 10
11 Touchstone 2.0 Implementation in ADS Release cont d All existing features of the SnP components are preserved: interpolation techniques linear, cubic cubic splines a few others interpolation domain real/imaginary magnitude/angle db/angle extrapolation options passivity checking/enforcement causality enforcement Copyright 2013 Agilent Technologies 11
12 Touchstone 2.0 Distinct Features different reference impedances allowed for different ports mixed-mode n-port parameters includes the S, Y or Z matrix types format (IBIS style keywords) precise rules and specification Copyright 2013 Agilent Technologies 12
13 Touchstone Version 2.0 vs. Version 1.0 Minor Differences Z, Y, G, H matrices and Noise Resistance are no longer normalized. Two-port data special order (S11, S21, S12, S22) is not required. It is allowed to specify either the full matrix or the lower/upper half matrix. Copyright 2013 Agilent Technologies 13
14 Touchstone 2.0 Version Keyword and Option Line [Version] 2.0 the first keyword in the file required in Version 2.0 files prohibited in Version 1.0 files The Option line is the same as in legacy files and it determines the units, data type, data format and the reference impedance, for example # GHz S MA R 50 required in all Touchstone files Copyright 2013 Agilent Technologies 14
15 Touchstone 2.0 Number of Ports and Number of Frequencies Keywords [Number of Ports] 6 required in Version 2.0 files prohibited in Version 1.0 files [Number of Frequencies] 501 required in Version 2.0 files prohibited in Version 1.0 files Copyright 2013 Agilent Technologies 15
16 Handling Different Reference Impedances in Touchstone 2.0 Files [Reference] optional in Version 2.0 files prohibited in Version 1.0 files overrides the reference impedance setting in the Option line The order of the entries must follow the port ordering (the same as the row/column ordering in the data matrices). The number of entries must equal the number of ports. Complex reference impedances are not allowed. Copyright 2013 Agilent Technologies 16
17 Network Data in Touchstone Files The actual n-port data is similar for both versions, but the [Network Data] keyword is required in Version 2.0 files prohibited in Version 1.0 files There are no limitations regarding the number of data items in a single line. Copyright 2013 Agilent Technologies 17
18 Some Other Keywords in Touchstone 2.0 Files [Two-Port Data Order] 12_21 required in Version 2.0 files for 2-port data, otherwise prohibited the order is pre-defined as 21_12 in Version 1.0 files [Matrix Format] Lower optional in Version 2.0 files for specifying Full, Lower, or Upper the order is pre-defined as 21_12 in Version 1.0 files [Number of Noise Frequencies] 151 [Noise Data] [End] Copyright 2013 Agilent Technologies 18
19 Example of Version 2.0 File [Version] 2.0 # Hz S MA R 50 [Number of Ports] 2 [Two-Port Data Order] 12_21 prohibited! Required for 2-port data; otherwise [Number of Frequencies] 5 [Reference] impedance is used [Matrix Format] Full! Optional if the same reference! Optional Full is the default [Network Data]! freq mags11 angs11 mags12 angs12 mags21 angs21 mags22 angs22 1e [Number of Noise Frequencies] 3 [Noise Data] [End] 1e+009 Copyright 2013 Agilent Technologies 19
20 Extensions in Version 2.0 Files [Version] 2.0 # Hz S MA R [Reference] 50 1 [Matrix Format] Lower!or Upper [Mixed-Mode Order] D2,3 S5 C2,3 C4,1 D4,1 [Begin Information] Any useful information for the user, but no action by EDA platforms [End Information] [End] Copyright 2013 Agilent Technologies 20
21 Notes on Differential Circuit Ports I1 P1+ one differential port consists of two normal singleended ports. + V1 P1- The - node is common for the two single-ended ports. Therefore, differential ports are 3-terminal objects; however, as we prefer to have just one (common) reference terminal for all the ports they may be perceived as 2-terminal objects beware! Vdiff I1 The mixed mode currents and voltages are linear combinations of the respective single-ended currents and voltages. - I2 P2+ V2 P2- In Touchstone 2.0 it is required that the reference impedances for the two ports that form one differential port are identical. Icommon I2 Copyright 2013 Agilent Technologies 21
22 Mixed-Mode Quantities common mode voltage differential mode voltage common mode current differential mode current, /2,,, /2 common mode incident wave differential mode incident wave common mode reflected wave differential mode reflected wave,,,, / 2, ),,,, / 2, ),,,, / 2, ),,,, / 2, ) Copyright 2013 Agilent Technologies 22
23 Mixed-Mode n-port Parameters in Touchstone Version 2.0 Files Whether the file contains single-ended or mixed-mode n-port data (under the [Network Data] keyword) is determined by the presence of the following keyword. [Mixed-Mode Order] D2,3 S5 C2,3 C4,1 D4,1 optional in Version 2.0 files; indicates that the mixed-mode data rather than the singleended data is given prohibited in Version 1.0 files the order of the entries follows the row/column ordering in the data matrices indices correspond to single-ended port ordering, consistent with the port ordering in the SnP symbol in the UI D indicates a differential quantity, C indicates a common mode quantity and S indicates the single-ended quantity for ports that are not a part of any differential port Copyright 2013 Agilent Technologies 23
24 Interpretation of [Mixed-Mode Order] [Mixed-Mode Order] D2,3 S5 C2,3 C4,1 D4,1 Copyright 2013 Agilent Technologies 24
25 Hints Using Datasets Parsing may be time consuming for large number of ports create and use datasets. binary files using ADS internal data structure faster to read no need for interpretation easily viewable in Data Display Simply run S-Parameter simulation. Copyright 2013 Agilent Technologies 25
26 Hints Verify Data Quality View S-Parameter simulation results in Data Display. Bad data may significantly affect the simulation results! Copyright 2013 Agilent Technologies 26
27 Hints Impact of Bad Data Example of what incorrect DC extrapolation may lead to. Copyright 2013 Agilent Technologies 27
28 Hints Eliminate Unused Ports Two techniques. 1. load unused ports run S-Parameter simulation on a subset of original ports subsequently use an n-port with fewer ports pay attention to the frequency plan and coverage 2. use the following unique ADS feature Copyright 2013 Agilent Technologies 28
29 Hints Large SnP Reduction OPTIONS Options Options1 Temp=25 Tnom=25 V_RelTol= V_AbsTol= I_RelTol= I_AbsTol= GiveAllWarnings=yes MaxWarnings=10 Copyright 2013 Agilent Technologies 29
30 Summary ADS has always allowed the use of different per-port reference impedances for S-parameter data, yet the Touchstone files required the same value for all ports. Touchstone Version 2.0 relaxes those limitations and unambiguously defines the allowable format. Touchstone 2.0 provides the means to handle mixed-mode n-port data. In ADS the new format is adapted in a completely transparent fashion. The user can use the new files exactly the same way the old files were used. Copyright 2013 Agilent Technologies 30
Touchstone File Format Specification
Touchstone File Format Specification Version 2. Touchstone File Format Specification Version 2. Ratified by the IBIS Open Forum April 24, 29 Copyright 29 by TechAmerica. This specification may be distributed
More informationTouchstone Syntax for Versions 1.0 and 2.0
Touchstone Syntax for Versions 1.0 and 2.0 Bob Ross IBIS Summit Meeting DesignCon 2008 Santa Clara, California February 7, 2008 Page 1 Background Touchstone issued in 1984 by EEsof (now part of Agilent
More informationThe Touchstone 2.0 Format for Interconnect Modeling
29 The Touchstone 2. Format for Interconnect Modeling SIEMENS AG manfred.maurer@siemens.com 29 Purpose / goal 2 Importance of the channel description for SI+PI Touchstone format 2. is a good choice 29
More informationAdvances in Measurement Based Transient Simulation
Time Domain Simulation in ADS, Slide - 1 Advances in Measurement Based Transient Simulation Presented by GigaTest Labs Gary Otonari and Orlando Bell March, 2008 1 Time Domain Simulation in ADS, Slide -
More informationThe 3S Proposal: A SPICE Superset Specification for Behavioral Modeling
The 3S Proposal: A SPICE Superset Specification for Behavioral Modeling Michael Mirmak Intel Corporation June 5, 2007 Legal Disclaimer THIS DOCUMENT AND RELATED MATERIALS AND INFORMATION ARE PROVIDED "AS
More informationA Tale of Two Parsers
Page 1 A Tale of Two Parsers Bob Ross DesignCon 2012 IBIS Summit Santa Clara, California February 2, 2012 bob@teraspeed.com (Some content given at Asian Summits Nov. 15, 18, 21, 2011) 2012Teraspeed Consulting
More informationAgilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes
Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm
More informationAn Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation
An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &
More informationChip/Package/Board Design Flow
Chip/Package/Board Design Flow EM Simulation Advances in ADS 2011.10 1 EM Simulation Advances in ADS2011.10 Agilent EEsof Chip/Package/Board Design Flow 2 RF Chip/Package/Board Design Industry Trends Increasing
More informationCheckSum. FUNC-2B Functional Test Module. The FUNC-2B features:
CheckSum FUNC-2B Functional Test Module FUNC-2B Functional Test Module Made in U.S.A. The CheckSum Model FUNC-2B Functional Test System is designed to be used as an extension to a CheckSum ICT System.
More informationPackage on Board Simulation with 3-D Electromagnetic Simulation
White Paper Package on Board Simulation with 3-D Electromagnetic Simulation For many years, designers have taken into account the effect of package parasitics in simulation, from using simple first-order
More informationSmart Tool Suite. Documentation. Users Manual. Version 1.0
Smart Tool Suite Documentation Users Manual Version 1.0 1 Smart Tool Suite Users Manual Smart Tool Suite Description Installation Supported Operation Systems and Additional Licenses Installation Instructions
More informationNew AMI API to Resolve Model Parameter Dependencies
New AMI API to Resolve Model Parameter Dependencies Fangyi Rao and Radek Biernacki Agilent Technologies, Inc. IBIS Summit at DesignCon Santa Clara, California Page 1 Requirements Model parameters used
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationModeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects
1293 Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects F. Xiao and Y. Kami University of Electro-Communications, Japan Abstract The crosstalk between a single-ended
More informationOutline. Darren Wang ADS Momentum P2
Outline Momentum Basics: Microstrip Meander Line Momentum RF Mode: RFIC Launch Designing with Momentum: Via Fed Patch Antenna Momentum Techniques: 3dB Splitter Look-alike Momentum Optimization: 3 GHz Band
More informationAN-715 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/326-8703 www.analog.com A First Approach to IBIS Models: What They Are and How They Are Generated by
More informationIntegrating ADS into a High Speed Package Design Process
Integrating ADS into a High Speed Package Design Process Page 1 Group/Presentation Title Agilent Restricted Month ##, 200X Agenda High Speed SERDES Package Design Requirements Performance Factor and Design
More informationInterconnect Modeling Update - EMD Specification
Interconnect Modeling Update - EMD Specification Randy Wolff Micron Technology 2013 European IBIS Summit Paris, France 2013 Micron Technology, Inc. All rights reserved. Products are warranted only to meet
More informationKeysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA
Revision 1.01 Feb-24, 2017 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Cables Assemblies Compliance Tests Using Keysight For Type-C
More informationProposal for SAS 2.x Specification to Enable Support for Active Cables
08-052r5 Proposal for SAS 2.x Specification to Enable Support for Active Cables Gourgen Oganessyan QUELLAN June 5, 2008 Introduction Inclusion of active cable interconnect option into the SAS specification
More informationS-parameter interconnect model ports and terminals. Arpad Muranyi February 24, 2016
S-parameter interconnect model ports and terminals Arpad Muranyi February 24, 2016 Please accept my apologies for overlooking the sentence in red: For an Interconnect Model using File_TS with N ports,
More informationSolving the challenges posed by Chip/Package/Board Co-Design
Solving the challenges posed by Chip/Package/Board Co-Design Identify and locate sources of unwanted coupling Simulation link to EM: Critical Interconnect, Vias, Discontinuities, Embedded Passives, etc
More informationChapter 2 Bits, Data Types, and Operations
Chapter 2 Bits, Data Types, and Operations Original slides from Gregory Byrd, North Carolina State University Modified slides by Chris Wilcox, Colorado State University How do we represent data in a computer?!
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationRandom projection for non-gaussian mixture models
Random projection for non-gaussian mixture models Győző Gidófalvi Department of Computer Science and Engineering University of California, San Diego La Jolla, CA 92037 gyozo@cs.ucsd.edu Abstract Recently,
More informationChapter 2 Bits, Data Types, and Operations
Chapter Bits, Data Types, and Operations How do we represent data in a computer? At the lowest level, a computer is an electronic machine. works by controlling the flow of electrons Easy to recognize two
More informationReplacement Part has been judged by Mini Circuits Engineering as a suitable replacement to Original Part a. Suggested PCB Land Pattern
REPLACEMENT PART REFERENCE GUIDE, DAT 31R5 SP+: AN 70 007 ORIGINAL PART: REPLACEMENT PART: DAT 31R5 SP+ DAT 31R5A SP+ Replacement Part has been judged by Mini Circuits Engineering as a suitable replacement
More informationSerial Digital Audio Routing Switchers?
Serial Digital Audio Routing Switchers? When updating a facility to digital, one of the first things to consider is replacing the old patch bays with a centrally located routing switcher. There are many
More informationCGH W, RF Power GaN HEMT APPLICATIONS FEATURES
Rev 4.0 May 2015 CGH40025 25 W, RF Power GaN HEMT Cree s CGH40025 is an unmatched, gallium nitride (GaN) high electron mobility transistor (HEMT). The CGH40025, operating from a 28 volt rail, offers a
More informationKeysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA
Revision 1.00 Apr-14, 2016 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Cables Assemblies Compliance Tests Using Keysight For Type-C
More information= 25 C) of Demonstration Amplifier. Parameter 500 MHz 1.0 GHz 1.5 GHz 2.0 GHz 2.5 GHz Units. Small Signal Gain
Rev 5.0 May 2015 CGH40090PP 90 W, RF Power GaN HEMT Cree s CGH40090PP is an unmatched, gallium nitride (GaN) high electron mobility transistor (HEMT). The CGH40090PP, operating from a 28 volt rail, offers
More informationIBIS Model Process For High-Speed LVDS Interface Products
IBIS Model Process For High-Speed LVDS Interface Products National Semiconductor Corp. Interface Products Group Overview With high-speed system designs becoming faster and more complicated, the need to
More informationMicrocomputers. Outline. Number Systems and Digital Logic Review
Microcomputers Number Systems and Digital Logic Review Lecture 1-1 Outline Number systems and formats Common number systems Base Conversion Integer representation Signed integer representation Binary coded
More informationChapter 2 Bits, Data Types, and Operations
Chapter 2 Bits, Data Types, and Operations How do we represent data in a computer? At the lowest level, a computer is an electronic machine. works by controlling the flow of electrons Easy to recognize
More informationReport # 20GC004-1 November 15, 2000 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK HS3 Connector Routing Report # 20GC004-1 November 15, 2000 v1.0 Z-PACK HS3 6 Row 60 Position and 30 Position Connectors Copyright 2000 Tyco
More informationSmith Chart Utility May 2007
Smith Chart Utility May 2007 Notice The information contained in this document is subject to change without notice. Agilent Technologies makes no warranty of any kind with regard to this material, including,
More informationAMS Behavioral Modeling
CHAPTER 3 AMS Behavioral Modeling Ronald S. Vogelsong, Ph.D. Overview Analog designers have for many decades developed their design using a Bottom-Up design flow. First, they would gain the necessary understanding
More informationSEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group
More informationChapter 1 Disk Storage, Basic File Structures, and Hashing.
Chapter 1 Disk Storage, Basic File Structures, and Hashing. Adapted from the slides of Fundamentals of Database Systems (Elmasri et al., 2003) 1 Chapter Outline Disk Storage Devices Files of Records Operations
More informationSignal Integrity Analysis
Mixed Signal Expands Channel SI Horizon Modeling for Signal Integrity Analysis Saliou DIEYE Agilent EESOF EDA Saliou_dieye@agilent.com Riccardo GIACOMETTI Agilent EESOF EDA Riccardo_giacometti@agilent.com
More informationInconsistency of EBD (Electrical Board Description) specification in DDR3 DIMM
Inconsistency of EBD (Electrical Board Description) specification in DDR3 DIMM Asian IBIS Summit Yokohama, Japan November 20, 2014 Shogo Fujimori Fujitsu Advanced Technologies s.fujimori@jp.fujitsu.com
More informationChapter 2 Bits, Data Types, and Operations
Chapter 2 Bits, Data Types, and Operations Original slides from Gregory Byrd, North Carolina State University Modified by Chris Wilcox, S. Rajopadhye Colorado State University How do we represent data
More informationChip EMIFILr Inductor Type for GHz Noise Chip Ferrite Beads
1 Chip EMIFILr Inductor Type for GHz Noise Chip Ferrite Beads BLM18H Series (63 Size) Dimension Equivalent Circuit.4±.2.8±.15 1.6±.15.8±.15 (esistance element becomes dominant at high frequencies.) (in
More informationRecent developments in ICC color management. International Color Consortium
Recent developments in ICC color management International Color Consortium Outline ICC profile and workflow Recent history Changes in v4 Colorimetric rendering intents and the chromatic adaptation tag
More informationSpatial and multi-scale data assimilation in EO-LDAS. Technical Note for EO-LDAS project/nceo. P. Lewis, UCL NERC NCEO
Spatial and multi-scale data assimilation in EO-LDAS Technical Note for EO-LDAS project/nceo P. Lewis, UCL NERC NCEO Abstract Email: p.lewis@ucl.ac.uk 2 May 2012 In this technical note, spatial data assimilation
More informationSPISim StatEye/AMI User s Guide
SPISim StatEye/AMI User s Guide Latest Version: V20180315 SPISim LLC Vancouver, WA 98683, USA Tel. +1-408-905-6692 http://www.spisim.com This user s guide describes the SPISim s StatEye channel analysis
More informationAgilent Technologies Advanced Signal Integrity
Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector
More informationRAFT Tuner Design for Mobile Phones
RAFT Tuner Design for Mobile Phones Paratek Microwave Inc March 2009 1 RAFT General Description...3 1.1 RAFT Theory of Operation...3 1.2 Hardware Interface...5 1.3 Software Requirements...5 2 RAFT Design
More informationGray-Code Input DAC Architecture for Clean Signal Generation
Nov. 9 NA-L2 8:30-9:50 Gray-Code Input DAC Architecture for Clean Signal Generation Richen.Jiang, G.Adhikari, Yifei.Sun, Dan.Yao, R.Takahashi, Y.Ozawa, N.Tsukiji, H.Kobayashi, R.Shiota Gunma University,
More informationOverview: Functional Description:
CPCI-ADADIO 12-Channel 16-Bit Analog I/O CPCI Card With 8 Simultaneous Input Channels at 200K Samples per Second per Channel, 4 Output Channels, and Byte-Wide Digital I/O Port Features Include: 8 Analog
More informationProposal for SAS 2.x Specification to Enable Support for Active Cables
08-052r2 Proposal for SAS 2.x Specification to Enable Support for Active Cables Gourgen Oganessyan QUELLAN March 7, 2008 Introduction Inclusion of active cable interconnect option into the SAS specification
More informationCARDINAL COMPONENTS, INC.
SERIES CJTDAE CJTDAL The Cardinal Cappuccino Crystal Oscillator LVDS/ LVPECL TCXO Features 3.3V supply voltage- configurable 10MHz to 250MHz LVDS and LVPECL outputs- configurable Better than 2Hz tuning
More informationChapter 13 Disk Storage, Basic File Structures, and Hashing.
Chapter 13 Disk Storage, Basic File Structures, and Hashing. Copyright 2004 Pearson Education, Inc. Chapter Outline Disk Storage Devices Files of Records Operations on Files Unordered Files Ordered Files
More informationLow Current, High Performance NPN Silicon Bipolar Transistor. Technical Data AT AT-32033
Low Current, High Performance NPN Silicon Bipolar Transistor Technical Data AT-311 AT-333 Features High Performance Bipolar Transistor Optimized for Low Current, Low Voltage Operation 9 MHz Performance:
More informationPLATINUM BY MSB TECHNOLOGY
Features Designed specifically for high resolution digital audio True voltage output, no I/V converter required Low unbuffered output impedance 500 Ohms Built in high speed buffer (B only) Ultra high dynamic
More informationPCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,
More informationWorkshop 3-1: Coax-Microstrip Transition
Workshop 3-1: Coax-Microstrip Transition 2015.0 Release Introduction to ANSYS HFSS 1 2015 ANSYS, Inc. Example Coax to Microstrip Transition Analysis of a Microstrip Transmission Line with SMA Edge Connector
More informationChoosing an Intellectual Property Core
Choosing an Intellectual Property Core MIPS Technologies, Inc. June 2002 One of the most important product development decisions facing SOC designers today is choosing an intellectual property (IP) core.
More informationMeasurement Accuracy of Vector Network Analysis. Thilo Bednorz
Measurement Accuracy of Vector Network Analysis Thilo Bednorz EDICON 2019 VNA Measurement and Accuracy Error sources occuring with VNA measurement measurement errors stochastic errors systematic errors
More informationUsing S-parameters for behavioral interconnect modeling
欢迎与会的各位专家! Using S-parameters for behavioral interconnect modeling Asian IBIS Summit Zhu ShunLin 朱顺临 High-Speed System Lab, EDA Dept. ZTE Corporation Zhu.shunlin@zte.com.cn October 27, 2006 Agenda Using
More informationMINI MCR-SL-PT100-UI(-SP)(-NC)
Configurable Temperature Transducer for PT100 Data Sheet 04/2005 Functions MINI MCR-SL-PT100-UI(-SP)(-NC) is a configurable 3-way isolated temperature measuring transducer. It is suitable for the connection
More informationInterpolation & Polynomial Approximation. Cubic Spline Interpolation II
Interpolation & Polynomial Approximation Cubic Spline Interpolation II Numerical Analysis (9th Edition) R L Burden & J D Faires Beamer Presentation Slides prepared by John Carroll Dublin City University
More informationEDA Cloud ADS CIC EDA Cloud ADS Software User Manual
EDA Cloud ADS CIC EDA Cloud ADS Software User Manual ADS www.cic.org.tw Ver.4.0 0 2016/11 1.0 EDA cloud ADS Flow 2.0 2015.08 2 EDA Cloud ADS EM 3.0 2015.12 2 EDA Cloud ADS EM A B C 2.0 2 3 3.1 2016.04
More informationNew Technologies in CST STUDIO SUITE CST COMPUTER SIMULATION TECHNOLOGY
New Technologies in CST STUDIO SUITE 2016 Outline Design Tools & Modeling Antenna Magus Filter Designer 2D/3D Modeling 3D EM Solver Technology Cable / Circuit / PCB Systems Multiphysics CST Design Tools
More information2. Control Pin Functions and Applications
IMARY CONTROL ( PIN) Module Enable / Disable. The module can be disabled by pulling the below 2.3 V with respect to the Input. This should be done with an open-collector transistor, relay, or optocoupler.
More informationAnalog, Digital Signals; Computer Structure
Analog, Digital Signals; Computer Structure David M. Auslander Mechanical Engineering University of California at Berkeley Copyright 2007, D.M.Auslander Signal Impedance Relationship of current and voltage
More informationIBIS Package Proposal. Walter Katz Signal Integrity Software, Inc. IBIS Summit, Santa Clara January 31, 2014
IBIS Package Proposal Walter Katz Signal Integrity Software, Inc. IBIS Summit, Santa Clara January 31, 2014 Overview Decisions Made What These Decisions Mean Intent of this proposed syntax New Keywords
More informationHFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner
HFSS Solver On Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 Problem Statement Usually SI engineers extract only the package or the pcb due to the trade offs between capacity
More informationNeurobit Optima+ 4 / 2 BT / USB Neurobit Optima 2 BT / USB
Neurobit Optima+ 4 / 2 BT / USB Neurobit Optima 2 BT / USB Portable equipment for neurofeedback, biofeedback & physiological data acquisition Highlights Neurobit Optima is a family of highly integrated,
More informationEXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY
EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY Jason R. Miller, Gustavo J. Blando, Roger Dame, K. Barry A. Williams and Istvan Novak Sun Microsystems, Burlington, MA 1 AGENDA Introduction
More information2011 INTERNATIONAL COMPARISON PROGRAM
2011 INTERNATIONAL COMPARISON PROGRAM 2011 ICP DATA ACCESS AND ARCHIVING POLICY GUIDING PRINCIPLES AND PROCEDURES FOR DATA ACCESS ICP Global Office June 2011 Contents I. PURPOSE... 3 II. CONTEXT... 3 III.
More informationData Acquisition Card or DMM: Which is Right for Your Application? By John Tucker and Joel Roop Keithley Instruments, Inc.
Data Acquisition Card or DMM: Which is Right for Your Application? By John Tucker and Joel Roop Keithley Instruments, Inc. When automating voltage measurements, is it better to go with a programmable Digital
More informationApril Common Mode Filters. With built-in ESD protection element type. TCE series. * Dimensions Code JIS[EIA]
E M C C o m p o n e n t s April 204 Common Mode Filters With built-in ESD protection element type TCE series TCE0806G TCE0806S TCE608G [0302 inch]* [0302 inch] [0603 inch] * Dimensions Code JIS[EIA] (2/4)
More informationCS 229: Machine Learning Final Report Identifying Driving Behavior from Data
CS 9: Machine Learning Final Report Identifying Driving Behavior from Data Robert F. Karol Project Suggester: Danny Goodman from MetroMile December 3th 3 Problem Description For my project, I am looking
More informationOptimization of Modern Memory
System Design, Verificationand and Optimization of Modern Memory Interfaces (DDR3) Santa Clara, Aug 23 rd 2011 Robert Myoung Sr. Application Engineer 1 Agenda Introduction ECAD Geometry Translation SI/PI
More informationAutomation.
Automation www.austech.edu.au WHAT IS AUTOMATION? Automation testing is a technique uses an application to implement entire life cycle of the software in less time and provides efficiency and effectiveness
More informationKeysight Technologies Quick Start Guide for ADS in Power Electronics. Demo Guide
Keysight Technologies Quick Start Guide for ADS in Power Electronics Demo Guide 02 Keysight Quick Start Guide for ADS in Power Electronics - Demo Guide Why Evaluate ADS? Trends in Switched Mode Power Supplies
More informationHFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner
HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 ANSYS, Inc. September 14, Problem Statement Usually SI engineers extract only the package or the pcb due to the trade-offs
More informationStep-by-Step Guide to Relatedness and Association Mapping Contents
Step-by-Step Guide to Relatedness and Association Mapping Contents OBJECTIVES... 2 INTRODUCTION... 2 RELATEDNESS MEASURES... 2 POPULATION STRUCTURE... 6 Q-K ASSOCIATION ANALYSIS... 10 K MATRIX COMPRESSION...
More information+ V 1 + V NO POWER WIRES NEEDED! tot - V 2 {PART 2} BACK TO BASICS: The Fundamentals of Loop-Powered Devices
V 1 V tot NO POWER WIRES NEEDED! V 2 {PART 2} BACK TO BASICS: The Fundamentals of LoopPowered Devices V 1 {PART 2} V BACK TO BASICS: The Fundamentals of LoopPowered Devices tot NO POWER WIRES NEEDED! V
More informationUsing Sonnet Interface in Eagleware-Elanix GENESYS. Sonnet Application Note: SAN-205A JULY 2005
Using Sonnet Interface in Eagleware-Elanix GENESYS Sonnet Application Note: SAN-205A JULY 2005 Description of Sonnet Suites Professional Sonnet Suites Professional is an industry leading full-wave 3D Planar
More informationS1000D Style Guides for Effective Content Reuse in Fault Isolation Manuals
It shall not be communicated to any third party without the owner s written consent. All rights reserved. S1000D Style Guides for Effective Content Reuse in Fault Isolation Manuals Mark Langley Chief Technology
More informationSupplement to InfiniBand TM Architecture Specification Volume 2 Release Annex A5: Pluggable Interfaces: CATx, Copper and Optical.
Supplement to InfiniBand TM Architecture Specification Volume Release.. Annex A: Pluggable Interfaces: CATx, Copper and Optical March, 0 Copyright 0, 0 by the InfiniBand SM Trade Association All rights
More informationA Proposal for Developing S2IBISv3
A Proposal for Developing S2IBISv3 Paul Franzon Michael Steer Automated Design Tools for Integrated Mixed Signal Microsystems (NeoCAD) Outline Background DARPA Program NeoCad Program Objectives Program
More informationBinary Values. CSE 410 Lecture 02
Binary Values CSE 410 Lecture 02 Lecture Outline Binary Decimal, Binary, and Hexadecimal Integers Why Place Value Representation Boolean Algebra 2 First: Why Binary? Electronic implementation Easy to store
More informationAnsoft HFSS Convergence
Data Max Delta Matrix Parameters Ansoft HFSS Choose from the Executive Commands window to view information about the solution. If you have solved for a driven solution, the following window appears: Maxwell
More informationOBSOLETE. Isolated, Linearized, Thermocouple Input 3B47 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM
FEATURES Interfaces, amplifies, filters, isolates, & linearizes analog input voltages from a J, K, T, E, R, S or B-type thermocouple Thermocouple input signal is internally linearized High accuracy internal
More informationSoftware Release Notes
Fixed a bug related to IFBW settings below 10 Hz in the S5048 and S7530 models Changed the application icon Version 15.4.0 IMPORTANT: All instruments in the (reversing 2-Port VNAs) now share a common installer
More informationSGM Channel, 6th-Order Video Filter Driver for SD/HD
PRODUCT DESCRIPTION The SGM9346 video filter is intended to replace passive LC filters and drivers with an integrated device. Six 6th-order Butterworth filters provide improved image quality compared to
More informationExplore your design space including IBIS AMI models with Advanced Channel Simulation
Explore your design space including IBIS AMI models with Advanced Channel Simulation Heidi Barnes Vincent Poisson Presenter: May, 2013 Agenda How good is my PHY? Channel Simulation Options Spice (Circuit
More informationN1810/1/2 Coaxial Switches
TECHNICAL OVERVIEW N1810/1/2 Coaxial Switches High Performance Electromechanical Switches for Microwave and RF Manufacturing Test Systems Introduction Key Features Insertion loss repeatability: 0.03 db
More informationAN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/ LVCMOS I/O Systems
AN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/ LVCMOS I/O Systems Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents Interfacing Intel FPGA Devices with 3.3/3.0/2.5
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide
I N T E R C O N N E C T A P P L I C A T I O N N O T E STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide Report # 32GC001 01/26/2015 Rev 3.0 STRADA Whisper Connector
More informationUMR2. User Manual. Hardware RevC Firmware V1.0. Updated Additional documentation and support available at:
UMR2 User Manual Hardware RevC Firmware V1.0 Updated 2014-02-05 Additional documentation and support available at: http://forum.highlyliquid.com/ 2012 Sonarcana LLC Page 1 / 11 Table of Contents 1.0 Overview...3
More informationDDR4 Debug and Protocol Validation Challenges. Presented by: Jennie Grosslight Memory Product Manager Agilent Technologies
DDR4 Debug and Protocol Validation Challenges Presented by: Jennie Grosslight Memory Product Manager Agilent Technologies Jan 30, 2013 Agenda: Overview of logic analysis for DDR4 Debug and Validation Examples:
More informationGE Fanuc IC694ALG221. Rx3i PacSystem
GE Fanuc IC694ALG221 http://www.pdfsupply.com/automation/ge-fanuc/rx3i-pacsystem/ic694alg221 Rx3i PacSystem Input module, analog 4 point current. IC694A IC694AL IC694ALG 919-535-3180 sales@pdfsupply.com
More informationUnion of Learned Sparsifying Transforms Based Low-Dose 3D CT Image Reconstruction
Union of Learned Sparsifying Transforms Based Low-Dose 3D CT Image Reconstruction Xuehang Zheng 1, Saiprasad Ravishankar 2, Yong Long 1, Jeff Fessler 2 1 University of Michigan - Shanghai Jiao Tong University
More informationChapter 2. Splitting Operation and n-connected Matroids. 2.1 Introduction
Chapter 2 Splitting Operation and n-connected Matroids The splitting operation on an n-connected binary matroid may not yield an n-connected binary matroid. In this chapter, we provide a necessary and
More informationElectrical optimization and simulation of your PCB design
Electrical optimization and simulation of your PCB design Steve Gascoigne Senior Consultant at Mentor Graphics Zagreb, 10. lipnja 2015. Copyright CADCAM Group 2015 The Challenge of Validating a Design..
More information