Advances in Measurement Based Transient Simulation
|
|
- Gwendoline Carpenter
- 5 years ago
- Views:
Transcription
1 Time Domain Simulation in ADS, Slide - 1 Advances in Measurement Based Transient Simulation Presented by GigaTest Labs Gary Otonari and Orlando Bell March, Time Domain Simulation in ADS, Slide - 2 Transient Simulation in ADS History Microwave SPICE -- EEsof time domain simulator for microwave Convolution and Multilayer Line Models High Speed Digital design ADS - A design framework for SI Transient Simulation improvements Microwave SPICE GigaTest Founded HP EEsof Merge Usability Improvements ADS 2006 SI Convolution MLM Models ADS DCA Frontend 2 Transient Simulation 1
2 Ref Time Domain Simulation in ADS, Slide - 3 Convolution Simulation For many years, the only simulator that allowed transient simulation on models with frequency dependence How does it work? S4P SNP3 File="CABLEandCONNECTORwithoutCABLE.s4p" R R5 R=50 Ohm tdrmp xnem VtPulse SRC2 TLIN Vlow=0 V TL6 t xfem Vhigh=2 V Z=50.0 Ohm Term Delay=0 nsec E=360 Edge=erf F=5 GHz Term6 Rise=(2.2*risetime) psec Num=6 Z=50 Ohm Fall=(2.2*risetime) psec Width=50 nsec Period=50 nsec R R12 R=50 Ohm tdrmn VtPulse SRC5 TLIN Vlow=0 V TL9 t Vhigh=-2 V Z=50.0 Ohm Delay=0 nsec E=360 Edge=erf F=5 GHz Rise=(2.2*risetime) psec Fall=(2.2*risetime) psec Width=50 nsec Period=50 nsec time-domain impulse from S-parameters Term Term5 Num=8 Z=50 Ohm Convolve with input waveform Transient output WITH frequency domain effects 3 Time Domain Simulation in ADS, Slide - 4 Convolution = Key Feature Coupled with Agilent s measurement and simulation depth, this tool provided a key capability to the signal integrity designer, and leverage for things like: ADS microwave and RF transmission line models Network analyzer and TDR measurements ADS Co-simulation = CONVOLUTION m1m time, psec ML2CTL_C CLin2 Subst="Subst1" MLRADIAL2 Length=45 mil ) mil Radial1 W=ms _w mil Subst="Subst1" S=69 mil X_Offset=31 mil Layer=2 Y_Offs et=0.0 mil RLGC_File= W_Left=ms_w mil ReuseRLGC=no W_Right=ms_w mil S_Left=(ms _pitc h-ms_w) mi l All GOOD? Not exactly.. 4 Transient Simulation 2
3 Time Domain Simulation in ADS, Slide - 5 Agenda The GigaTest Wish-list for Transient Simulation Causality Improved S-parameter data processing Passivity Long Structures FUTURE Directions. 5 Time Domain Simulation in ADS, Slide - 6 What s all this Causality Stuff, Anyhow? 30 Response before 0 impulse_response Transient simulation starts from time, sec 1.0 Poor accuracy Spectrum Simulated Original Non-causal impulse response degrades simulation accuracy freq, Hz 6 Transient Simulation 3
4 Time Domain Simulation in ADS, Slide - 7 Causality Correction in ADS ADS v2006u1 introduced an improved convolution simulation algorithm with causality correction Forces all impulse responses to be causal Implements improved adaptive sampling and extrapolation of frequency domain response var("cmp1_imp(2;1).impresp" var("cmp1_imp(4;3).impresp" time, nsec Actual Impulse Response Calculated during convolution Starts at t=0 7 Time Domain Simulation in ADS, Slide - 8 Causality Check: Long Interconnects Agilent / TDR and GTL Probe Station The best way to see this is to look at measurements on a long interconnect Sample is a 1.5 meter long Infiniband Cable, measured separately for differential TDR and TDT response (below left) 4-port S-parameter response 8 Transient Simulation 4
5 Time Domain Simulation in ADS, Slide - 9 Non-causal Simulation Results ADS 2003C Simulation Data Prior to ADS 2006, transmission line models were non-causal in ADS Convolution applied to measured S-parameter data was also not generally causal Results shown below are Convolution simulation for the 1.5 meter Infiniband cable with ML2CTL_C CLin1 Subst="cable" Length=1.42 meter W=wire mil S=(pitch-wire) mil Layer=3 RLGC_File= ReuseRLGC=no Stripline Microwave Model Multi-layer Line Model (2D EM) port S-parameter data The pulse should not arrive before the interconnect delay allows The risetime should degrade in a causal response time, nsec 9 Time Domain Simulation in ADS, Slide - 10 Non-causal Simulation Results ADS 2003C Simulation Data The complex loss description over frequency, determines whether a transmission line model is causal. For most commercially available simulators, this is determined by the frequency dependent dissipation factor, or dielectric loss tangent Measured S-parameter data is causal if measured correctly, but simulated results can become non-causal when convolution simulation is applied to it Prior to ADS 2006U1: The microwave t-line models were the most non-causal MLM models were better Measured S-parameters best tdtsp_strip-tdtsn_strip tdtmp-tdtmn tdtsp-tdtsn time, nsec 10 Transient Simulation 5
6 Time Domain Simulation in ADS, Slide - 11 ADS 2008A: Causality Enforced Exact same models and data simulated in ADS 2008 Stripline Microwave Model Multi-layer Line Model (2D EM) 4-port S-parameter data 2.0 tdtsp_strip-tdtsn_strip tdtmp-tdtmn tdtsp-tdtsn time, nsec 11 Time Domain Simulation in ADS, Slide - 12 Implications: Model Accuracy ADS 2003C vs. 2008A Eye Diagrams generated from the MLM Model for a 1.5 meter long Infiniband cable with mated connectors by ADS 2003C and ADS 2008A eye(voutp-voutn, 1.25 GHz) m6 m5 m6 time= 322.3psec m6=0.008 index= m5 time= 324.8psec m5=0.007 index= time, psec eye(voutp-voutn, 1.25 GHz) m6 time= 328.1psec eye(voutp-voutn, 1.25 GHz)=0.0 index= m5 m6 m5 time= 322.1psec eye(voutp-voutn, 1.25 GHz)=0.0 index= time, psec Datarate = 2.5 Gb/s Risetime = 100 ps 12 Transient Simulation 6
7 Ref Time Domain Simulation in ADS, Slide - 13 What About S-parameters? Properly measured / modeled S-parameter data should be causal Convolution Simulation can introduce non-causal response EXAMPLE: Simple RLC Circuit (Causal) ==> After band-limiting (Non Causal) Term Term1 Num=1 Z=50 Ohm L L1 L=1 H R= R R1 R=1 Ohm C C1 C=1.0 F 1.0 Admittance simulated from 0 to 1 Hz 30 Band-limiting induces non-causal response Spectrum impulse_response freq, Hz Non-causal response introduces simulation error time, sec Causality Bandwidth Risetime 13 Time Domain Simulation in ADS, Slide - 14 S-parameter Data Causality ADS 2008 has a new adaptive sampling algorithm with extrapolation This improvement is in addition to the causality enforcement Very helpful where source parameters slightly exceed bandwidth of SnP Example: 1.5 meter Infiniband cable at 2.5 Gb/s with 50 ps risetime S4P SNP2 File="concatenate_cable.ds" Same 1.5m cable Datarate = 2.5 Gb/s Risetime is 50 ps Jitter Measured: 13.7 ps Jitter Sim: 12.8 ps VERY good agreement! eye(voutn,1.25ghz) time= 434.2psec eye(voutn,1.25ghz)=0.296 index= time 424.2psec eye(voutn,1.25ghz)=0.024 index= m5 m time psec 14 Transient Simulation 7
8 Time Domain Simulation in ADS, Slide - 15 Transient Wish List #2 S-parameter Data Noisy, resonant and lossy structures have historically been difficult to TDR using convolution Improvements to the S-parameter data sampling and extrapolation have other implications beyond causality db(s(3,3)) db(s(1,1)) db(s(4,3)) db(s(2,1)) freq, GHz freq, GHz 15 Time Domain Simulation in ADS, Slide - 16 Example: Noisy and Lossy S-parameters Sample is an Infiniband PCB + Connector Measured with 2-sided probing using N5230A 4-port PNA calibrated from 50 MHz to 10 GHz 86100A / 54754A Differential TDR 16 Transient Simulation 8
9 Time Domain Simulation in ADS, Slide - 17 Demo: Two-sided Probing GTL 5050 Rotatating Stage Probing System 17 Time Domain Simulation in ADS, Slide - 18 Example: Noisy and Lossy S-parameters Single ended S-parameters are shown including return loss at each port (left) and attenuation for each complementary net in the differential pair. NOTE the small resonances in band, as well as the rapid increase in both return loss and attenuation above 9 GHz 18 Transient Simulation 9
10 Time Domain Simulation in ADS, Slide - 19 ADS 2003C TDR on Bandlimited Data ADS 20003C / Measured TDR Risetime = 50 ps 9.1 GHz 19 Time Domain Simulation in ADS, Slide - 20 ADS 2003C TDR on Bandlimited Data ADS 20003C / Measured TDR Risetime = 45 ps 10.1 GHz 20 Transient Simulation 10
11 Time Domain Simulation in ADS, Slide - 21 ADS 2003C TDR on Bandlimited Data ADS 20003C / Measured TDR Risetime = 40 ps 11.4 GHz! Note the improved accuracy at the higher bandwidth (which exceeds the 10 GHz data) 21 Time Domain Simulation in ADS, Slide - 22 ADS 2008A TDR on Bandlimited Data ADS 2008A / Measured TDR Risetime = 50 ps 9.1 GHz 22 Transient Simulation 11
12 Time Domain Simulation in ADS, Slide - 23 ADS 2008A TDR on Bandlimited Data ADS 2008A / Measured TDR Risetime = 45 ps 10 GHz 23 Time Domain Simulation in ADS, Slide - 24 ADS 2008A TDR on Bandlimited Data ADS 2008A / Measured TDR Risetime = 40 ps 10 GHz 24 Transient Simulation 12
13 Time Domain Simulation in ADS, Slide - 25 How Does ADS Do This? ADS 2008 has an improved adaptive sampling algorithm when converting the frequency domain data to time domain impulse response to better handle complex time domain response typical of noisy, lossy and resonant structures New impulse response calculation has smart extrapolation to DC The plot shows measured S11 vs. Extrapolated/ Re-sampled S11 Convolution settings should be left at default values freq, GHz 25 Time Domain Simulation in ADS, Slide - 26 Before and After vs. 50 ps risetime. Summarizing 26 Transient Simulation 13
14 Time Domain Simulation in ADS, Slide - 27 Transient Wish List #3: Passivity Non passive data can come from EM field solvers, measurements or user processing Package w/ S21 > 0 db de-embedded PCB w/ S11 > 0dB ADS 2006 implemented a new passivity enforcement for S- parameter data files Two common sources of non-passive data in measurement Dissimilar probing surface between calibration and measurement De-embedding 27 Time Domain Simulation in ADS, Slide - 28 Non-passive Measured Data Usually, measured data will be non-passive only on short, low-loss structures Often due to probe pads and DUT interfaces that differ from calibration structures Example: package measurements on solder balls or solder bumps The probe has a tendency to dig into the soft solder, resulting in an contact point that is behind the calibration reference plane Flip-chip BGA bumps Calibration Substrate 28 Transient Simulation 14
15 Time Domain Simulation in ADS, Slide - 29 Non-passive Measured Data Flip-chip BGA differential pair w/ +S21 Reflection is only slightly affected Turning on the passivity enforcement causes the data to change from Blue (non-passive) to Red (passive) below m2 m2 freq= 2.350GHz db(s(2,1))= Time Domain Simulation in ADS, Slide - 30 Non-Passive Data: De-embedding De-embedding often results in non-passive data This can be made worse if: measured data is used to perform the de-embedding the structure to be de-embedded is electrically shorter than the DUT it s being de-embedded from This non-physical data can severely impact the transient simulation accuracy Example: Test Board & Package Measured from test port to BGA device solder bump pads Measured from test port to BGA pads Desired Output: Package deembedded from PCB 30 Transient Simulation 15
16 1 1 Ref Ref Ref Time Domain Simulation in ADS, Slide - 31 De-embedding Results PCB + Package / PCB Only / De-embedded Package De-embedding is accomplished in ADS with the schematic shown 10 2-port DEEMBED component used 0 4-port component available Term Term14 Num=1 Z=50 Ohm Term Term12 Num=4 Z=50 Ohm freq GHz Term Term13 Num=2 Z=50 Ohm Term Term11 Num=3 Z=50 Ohm freq, GHz 31 Time Domain Simulation in ADS, Slide - 32 Passivity Enforced ADS 2008 can enforce passivity on the S-parameter data The Transient simulation control (left) shows how this is activated Before and After plots are shown for S(1,1) and TDR Impedance S(1,1) DiffZ time, nsec 32 Transient Simulation 16
17 Time Domain Simulation in ADS, Slide - 33 Transient Wish List #4 Long Interconnects Generating TDR on long structures requires low frequency s-parameter data to avoid aliasing in the convolution FFT Limitations in network analysis hardware can make this low frequency data difficult to obtain The adaptive sampling capability implemented in ADS 2008 includes better extrapolation to DC, which greatly improves the accuracy of the TDR response on long structures 33 Time Domain Simulation in ADS, Slide Backplane / Flex Circuit This DUT consisted of two differential flex transmission lines connected to each other through a backplane channel. Each side of the flex is attached directly to a backplane connector wafer, then mated to backplane connector mounted on the multilayer PCB. Flex probed at these points Transient Simulation 17
18 Time Domain Simulation in ADS, Slide - 35 VNA Measurements The raw data from 25 MHz to 20 GHz is shown on the left with differential S(2,1) and S(1,1) The data on the right is S(1,1) at low frequency with the ORIGINAL data in Green, the ADS processed (extrapolated, re-sampled) data in Orange freq, GHz freq, MHz The improved extrapolation at low frequencies greatly improves the TDR 35 Time Domain Simulation in ADS, Slide - 36 TDR Measurements Diff Z 1.20E E E+02 impedance (ohms) 1.05E E E+01 diff Z 9.00E E E E E E E E E E-08 time (ns) TDR measured using an Agilent 86100B Infiniium Oscilloscope with 54745A TDR Plug-in The data was captured from the scope and re-plotted using EXCEL (left) Risetime ~ ps Transient Simulation 18
19 Time Domain Simulation in ADS, Slide - 37 TDR Simulation TDR Data (from S-parameter measurements) C vs. 2008A 1.20E E E impedance (ohms) 1.05E E E time, nsec ADS 2003C is much lower than the actual TDR profile, due to aliasing while ADS 2008A agrees well. Risetime = 100 ps 37 Time Domain Simulation in ADS, Slide - 38 Conclusions ADS 2006 and beyond, significantly improves what was already the most advanced transient simulation tool for high frequency design Improves accuracy by addressing: Causality S-parameter data processing Passivity Aliasing Future possible improvements: Impedance peeling PNA measurements to DC 38 Transient Simulation 19
20 Time Domain Simulation in ADS, Slide - 39 Who is GigaTest? PCB Probing Systems and other measurement accessories Signal Integrity Engineering Measurement Simulation Design Training 39 Transient Simulation 20
Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary
Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary Built-in S-parameter testing Easy and accurate transmission channel/media characterization Transmission lines for high speed
More informationSAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)
SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection
More informationAgenda TDR Measurements Using Real World Products
Agenda TDR Measurements Using Real World Products The Case for using both TDR and S-parameters Device Package Analysis - Measure Impedance -C-self Characterizing Device Evaluation Test board Measure Differential
More informationDesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2)
DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2) Connector-Less Probing: Electrical and Mechanical Advantages Authors/Presenters: Brock LaMeres, Agilent Technologies Brent Holcombe, Agilent
More informationHigh Speed and High Power Connector Design
High Speed and High Power Connector Design Taiwan User Conference 2014 Introduction High speed connector: Electrically small Using differential signaling Data rate >100Mbps High power connector: Static
More informationInterconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software.
Rev. 8/27/21 Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis IConnect TDR Software TDA Systems, Inc. www.tdasystems.com Outline TDR Impedance Measurements
More informationAgilent Technologies Advanced Signal Integrity
Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector
More informationDensiShield Cable Assembly. InfiniBand Standard CX4 Standard
DensiShield Cable Assembly InfiniBand Standard CX4 Standard SI-2008-06-001 Revision 1 August-21-2008 Introduction The purpose of these tests was to show compliance of FCI s 26 AWG DensiShield cable assemblies
More informationDesigning the Right Ethernet Interconnect to Increase High-Speed Data Transmission in Military Aircraft. White Paper
Designing the Right Ethernet Interconnect to Increase High-Speed Data Transmission in Military Aircraft White Paper May 216 Abstract: Designing the right high-speed Interconnect that enables systems to
More informationGT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report
GT-14-19 Micro D For Differential Data Applications GMR7580-9S1BXX PCB Mount MWDM2L-9P-XXX-XX Cable Mount Revision History Rev Date Approved Description A 4/10/2014 C. Parsons/D. Armani Initial Release
More informationIntegrating ADS into a High Speed Package Design Process
Integrating ADS into a High Speed Package Design Process Page 1 Group/Presentation Title Agilent Restricted Month ##, 200X Agenda High Speed SERDES Package Design Requirements Performance Factor and Design
More informationUsing ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012
Using ADS to Post Process Simulated and Measured Models Presented by Leon Wu March 19, 2012 Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing,
More information3M TM VCP TM Package Stripline Two Port Characterization. David A. Hanson Division Scientist 3M Microelectronic Packaging
3M TM VCP TM Package Stripline Two Port Characterization David A. Hanson Division Scientist 3M Microelectronic Packaging 3M 21 2 Background To support the requirements of 2.5GBs and 1GBs data communication
More informationHigh Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable
High Speed Characterization Report DVI-29-x-x-x-xx Mated With DVI Cable REVISION DATE: 07-18-2004 TABLE OF CONTENTS Introduction... 1 Product Description... 1 Overview... 2 Results Summary... 3 Time Domain
More informationApplication Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More information56/80 Gb/s PCB transmission lines. and. 56 Gb/s End-launch GPPO connector
White paper: WP141-1 56/8 b/s PCB transmission lines and 56 b/s End-launch PPO connector ----- Electrical Interconnection basic technology development ----- Takada RF Labs, Inc. 214/1/2 E-mail: contact@takadarf.com
More informationJEITA EDA -WG Activity and Study of Interconnect Model Part-3
JEITA EDA -WG Activity and Study of Interconnect Model Part-3 Oct 27, 2006 IBIS SUMMIT in China JEITA EDA-WG Takeshi Watanabe (NEC Electronics) Hiroaki Ikeda (Japan Aviation Electronics) JEITA ; Japan
More informationLeCroy SPARQ S-Parameter Measurement Methodology
LeCroy SPARQ S-Parameter Measurement Methodology Dr. Alan Blankman, Product Manager Summary The SPARQ Signal Integrity Network Analyzer uses TDR and TDT to characterize a network s electrical behavior.
More informationA Modular Platform for Accurate Multi- Gigabit Serial Channel Validation
A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation Presenter: Andrew Byers Ansoft Corporation High Performance Electronics: Technical Challenges Faster data rates in increasingly
More informationKeysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA
Revision 1.01 Feb-24, 2017 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Cables Assemblies Compliance Tests Using Keysight For Type-C
More informationApplication Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.
More informationArea Array Probe Card Interposer. Raphael Robertazzi IBM Research 6/4/01. 6/4/01 IBM RESEARCH Page [1]
Area Array Probe Card Interposer Raphael Robertazzi IBM Research 6/4/01 6/4/01 IBM RESEARCH Page [1] Motivation: Outline Probe Cards for Testing Complex ICs in the Developmental Stage. Hand Wired Space
More informationEDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk
DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationHigh performance HBM Known Good Stack Testing
High performance HBM Known Good Stack Testing FormFactor Teradyne Overview High Bandwidth Memory (HBM) Market and Technology Probing challenges Probe solution Power distribution challenges PDN design Simulation
More informationLecture 10. Vector Network Analyzers and Signal Flow Graphs
HP8510 Lecture 10 Vector Network Analyzers and Signal Flow Graphs Sections: 6.7 and 6.11 Homework: From Section 6.13 Exercises: 4, 5, 6, 7, 9, 10, 22 Acknowledgement: Some diagrams and photos are from
More informationGenesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits
Genesys 2012 Tutorial - Using Momentum Analysis for Microwave Planar Circuits Create the following schematics in Figure 1 with Genesys s schematic editor, which depicts two sections of a cascaded microstrip
More informationPCI Express Gen 4 & Gen 5 Card Edge Connectors
PCI Express Gen 4 & Gen 5 Card Edge Connectors Product Presentation Amphenol Information Communications ava and Commercial Products Agenda 1. Value Proposition 2. Product Overview 3. Signal Integrity Performance
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More informationVertical Launch Connectors
Microwave Farm s Vertical Launch Connectors are specially designed for solderless vertical PCB launch on test & measurement board. These connectors have excellent electrical transition performance up to
More informationAutomotive Ethernet BroadR-Reach
Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity
More informationAgenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car
Agenda Time Module Topics Covered 9:30 11:00 Wireless Technologies that Enable the 11:00 12:00 V2X: Car-to-X Communication (802.11 and LTE-V) Cellular, Wifi, Automotive Radar, BlueTooth, GNSS, NFC, WPC/TPS/RKE
More informationPractical hints: splitter characterization. J. Ruefenacht, M. Wollensack, J. Hoffmann, M. Zeier
Practical hints: splitter characterization J. Ruefenacht, M. Wollensack, J. Hoffmann, M. Zeier Motivation once upon a time at METAS Juerg Ruefenacht HF-Circuits, European ANAMET Meeting, METAS 03.06.2015
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide
I N T E R C O N N E C T A P P L I C A T I O N N O T E STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide Report # 32GC001 01/26/2015 Rev 3.0 STRADA Whisper Connector
More informationVertical Launch Connectors
Microwave Farm s are specially designed for solderless vertical PCB launch on test & measurement board. These connectors have excellent electrical transition performance up to 26.5 GHz, 40 GHz,50 GHz &
More informationCEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010
CEI-28G-VSR Channel Simulations, Validation, & Next Steps Nathan Tracy and Mike Fogg May 18, 21 Summary of Contribution Updated information showing Tyco Electronics 25/28Gbps first generation modular interconnect
More informationSPICE Model Validation Report
EQCD (DV to DV) Cable Assembly Mated with: QTE-xxx-01-x-D-A QSE-xxx-01-x-D-A Description: Cable Assembly, High Data Rate, 0.8mm Pitch Samtec, Inc. 2005 All Rights Reserved TABLE OF CONTENTS INTRODUCTION...
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationA simple method to characterize and accurately remove the effects of push-on connectors. O.J. Danzy Application Engineer
A simple method to characterize and accurately remove the effects of push-on connectors. O.J. Danzy Application Engineer Original Authors Robert Schaefer, Keysight Technologies, Inc. Reiner Oppelt, Rosenberger
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent
More informationAgilent USB3, Slide - 1. Agilent. USB3 Test Fixture Characterization. 10 MHz to 20 GHz March 12,
Agilent USB, Slide 1 Agilent USB Test Fixture Characterization 10 MHz to 20 GHz March 12, 2009 Agilent USB, Slide 2 Measurement Summary A prototype Agilent USB test fixture was measured using a 4port PNA,
More informationIConnect SW for DSA8300* 1 Sampling Oscilloscope
IConnect SW for DSA8300* 1 Sampling Oscilloscope 80SICMX 80SICON 80SSPAR Data Sheet Easily Analyze Sources of Interconnect Jitter, Losses, Crosstalk, Reflections, and Ringing Analyze Interconnects Concurrently
More informationPCI Express Electrical Basics
PCI Express Electrical Basics Dean Gonzales Advanced Micro Devices Copyright 2015, PCI-SIG, All Rights Reserved 1 Topics PCI Express Overview Enhancements for 8GT/s Target Channels for the Specification
More informationPackage on Board Simulation with 3-D Electromagnetic Simulation
White Paper Package on Board Simulation with 3-D Electromagnetic Simulation For many years, designers have taken into account the effect of package parasitics in simulation, from using simple first-order
More informationEXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY
EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY Jason R. Miller, Gustavo J. Blando, Roger Dame, K. Barry A. Williams and Istvan Novak Sun Microsystems, Burlington, MA 1 AGENDA Introduction
More information1.4 mm Pitch High Frequency Differential, Coaxial PCB Probe (40 GHz)
D-COAX, Inc. Differential/Single-ended High Frequency Probe 1.4 mm Pitch High Frequency Differential, Coaxial PCB Probe (40 GHz) The DP1.4 Differential probe by D-COAX is used for high frequency PCB differential
More informationPCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s
PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,
More informationSignal Integrity for High Speed Digital Design Introduction
Signal Integrity for High Speed Digital Design Introduction Gustaaf Sutorius Application Engineer Agenda Signal Integrity for High Speed Digital Design : introduction 1. Introduction Agilent 2. Typical
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationAnalyzing Digital Jitter and its Components
2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationOptical Evaluation Kit for the ADN2530 Differential VCSEL Driver EVAL-ADN2530
Optical Evaluation Kit for the ADN2530 Differential VCSEL Driver EVAL-ADN2530 GENERAL DESCRIPTION This data sheet describes the optical evaluation kit for the ADN2530, a 10 Gbps active back-terminated,
More informationToday s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A
N5416A Automated USB 2.0 Pre-Compliance Test Solutions Today s Schedule USB 2.0 Overview USB 2.0 Compliance Testing Examples of Compliance Tests Demo of the Agilent Solution Q&A USB 2.0 Overview USB Integrators
More informationUsing RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission
Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Test 8561 (Category 7, 2 lane) J Sawdy, Sr. SI Engineer 4/14/10 Forward The RJ45 connector is found in enterprise installations
More informationRClamp0502B. Ultra-Low Capacitance TVS for ESD and CDE Protection. PROTECTION PRODUCTS - RailClamp Description. Features. Mechanical Characteristics
- RailClamp Description RailClamps are ultra low capacitance TS arrays designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive components which are
More informationMicroprobing with the Fine-Pitch Active Probe
Microprobing with the Fine-Pitch Active Probe A guide to using the Fine-Pitch Active Probe and the Fine-Pitch Dual Positioner for applications where handheld probes are not suitable. This application note
More informationQuilt Packaging For Power Electronics
Quilt Packaging For Power Electronics 21 March 2013 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction Quilt Packaging (QP) technology Concept Examples Advantages
More informationOutline. Darren Wang ADS Momentum P2
Outline Momentum Basics: Microstrip Meander Line Momentum RF Mode: RFIC Launch Designing with Momentum: Via Fed Patch Antenna Momentum Techniques: 3dB Splitter Look-alike Momentum Optimization: 3 GHz Band
More informationSEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s
SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group
More informationAgilent InfiniiMax III probing system
Agilent InfiniiMax III probing system Data Sheet World s highest speed and highest performing probe system Full 30 GHz bandwidth to the probe tip Industry s lowest probe and scope system noise Industry
More informationAgilent InfiniiMax III probing system
Agilent InfiniiMax III probing system Data Sheet World s highest speed and highest performing probe system Full 30 GHz bandwidth to the probe tip Industry s lowest probe and scope system noise Industry
More informationDesigning and Verifying Future High Speed Busses
Designing and Verifying Future High Speed Busses Perry Keller Agilent Technologies Gregg Buzard December 12, 2000 Agenda Bus Technology Trends and Challenges Making the transition: Design and Test of DDR
More informationRF Probing With Rohde & Schwarz ZNB VNA. PacketMicro, Inc Wyatt Drive, Suite 9, Santa Clara, CA
RF Probing With Rohde & Schwarz ZNB VNA PacketMicro, Inc. 1900 Wyatt Drive, Suite 9, Santa Clara, CA 95054 www.packetmicro.com Outline Why RF Probing Page 3 4 S-Probe Overview Page 5-8 RF Probing Tips
More informationSFC ChipClamp ΤΜ Flip Chip TVS Diode with T-Filter PRELIMINARY Features
Description The SFC2282-50 is a low pass T-filter with integrated TVS diodes. It is designed to provide bidirectional filtering of EMI/RFI signals and electrostatic discharge (ESD) protection in portable
More informationMIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET
The InterOperability Laboratory MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI D-PHY Reference Termination
More informationRF Characterization Report
RF058 Series Cable Assemblies RF058-01BJ1-01BJ1-0150 RF058-01SB1-01SB1-0150 RF058-01SP1-01SP1-0150 Description: RF Cable Assembly, 50Ohm, RG058 Coaxial Cable Samtec Inc. WWW.SAMTEC.COM Phone: 812-944-6733
More informationA Design of Experiments for Gigabit Serial Backplane Channels
DesignCon 2008 A Design of Experiments for Gigabit Serial Backplane Channels Mr. Jack Carrel, Xilinx jack.carrel@xilinx.com (972) 246-0239 Mr. Bill Dempsey, Redwire Enterprises billd@redwireenterprises.com
More informationRAFT Tuner Design for Mobile Phones
RAFT Tuner Design for Mobile Phones Paratek Microwave Inc March 2009 1 RAFT General Description...3 1.1 RAFT Theory of Operation...3 1.2 Hardware Interface...5 1.3 Software Requirements...5 2 RAFT Design
More informationN1014A SFF-8431 (SFP+)
DATA SHEET N1014A SFF-8431 (SFP+) Compliance and Debug Application for 86100D DCA-X and N109X DCA-M Oscilloscopes Be Confident With Compliant Measurements Easy-to-use oscilloscope application that lets
More informationRClamp0522P RClamp0524P
PROTECTION PRODUCTS - RailClamp Description RailClamps are ultra low capacitance TVS arrays designed to protect high speed data interfaces. This series has been specifically designed to protect sensitive
More informationMarch 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive
March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive 2018 BiTS Workshop Image: pilgrims49 / istock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings
More informationAgilent 87222C/D/E Coaxial Transfer Switches dc to 26.5, 40, 50 GHz Product Overview
Agilent 87222C/D/E Coaxial Transfer Switches dc to 26.5, 0, 50 GHz Product Overview High performance transfer switches for microwave and RF instrumentation and systems Exceptional repeatability for more
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationAgilent EEsof EDA. Implementation of Touchstone Version 2.0 in ADS New Features for Solving HSD Challenges with ADS 2013
New Features for Solving HSD Challenges with ADS 2013 Implementation of Touchstone Version 2.0 in ADS 2013.06 Agilent EEsof EDA Radek Biernacki June 17/18/20, 2013 Copyright 2013 Agilent Technologies 1
More informationAN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs
AN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents AN 754: MIPI D-PHY Solution with Passive
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E STEP-Z Connector Routing Report # 26GC001-1 February 20, 2006 v1.0 STEP-Z CONNECTOR FAMILY Copyright 2006 Tyco Electronics Corporation, Harrisburg,
More informationMIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA
2015.12.23 MIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA AN-754 Subscribe Introduction to MIPI D-PHY The Mobile Industry Processor Interface (MIPI) is an industry consortium
More informationQuilt Packaging Microchip Interconnect Technology
Quilt Packaging Microchip Interconnect Technology 18 November 2012 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction to IIC Quilt Packaging (QP) Concept Electrical
More informationAdvanced Jitter Analysis with Real-Time Oscilloscopes
with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope
More informationAn Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation
An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation C. Chastang, A. Amédéo V. Poisson, P. Grison, F. Demuynck C. Gautier, F. Costa Thales Communications &
More informationThe Hidden Component of High Speed Filter Design: The Footprint Influence
CARTS USA 2010, March 15 th 18 th, 2010 Presentation The Hidden Component of High Speed Filter Design: The Footprint Influence Michael Howieson, Akhlaq Rahman, Mark Broman Thin Film Technology Corporation
More informationCompliance test method and detailed spec for - USB2.0. Tektronix Korea YJ.PARK
Compliance test method and detailed spec for - USB2.0 Tektronix Korea YJ.PARK 1 Agenda Introduction to USB2.0 Architecture Overview Frame Work and Data Transfer USB2.0 Spec. and Compliance testing Tektronix
More informationMIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET
The InterOperability Laboratory MIPI C-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI C-PHY Reference Termination
More informationspinner Measurement & Calibration equipment for network analyzers
spinner Measurement & Calibration equipment for network analyzers Edition B 2011 High Frequency Performance Worldwide www.spinner-group.com SPINNER test & calibration equipment for best measurement results
More informationModels 1417 and 1437 User s Manual. High-Speed Photodetector Modules
Models 1417 and 1437 User s Manual High-Speed Photodetector Modules Handling Precautions The detector is sensitive to electrostatic discharges and could be permanently damaged if subjected even to small
More informationAgilent 84904, 6, 7K/L Programmable Step Attenuators
Agilent 84904, 6, 7K/L Programmable Step Attenuators Data Sheet High Accuracy,Excellent Reliability, Long Life Features and description DC to 26.5 GHz, DC to 40 GHz frequency coverage Optional calibration
More informationEMC ISSUES OF WIDE PCB BUSES
EMC ISSUES OF WIDE PCB BUSES Bertalan Eged István Novák Péter Bajor Technical University of Budapest, Department of Microwave Telecommunications A device under test with 17 coupled microstrip traces was
More informationKeysight MOI for USB 2.0 Connectors & Cable Assemblies Compliance Tests
Revision 1.10 October 18, 2016 Universal Serial Bus Specification Revision 2.0 Keysight Method of Implementation (MOI) for USB 2.0 Connectors and Cables Assemblies Compliance Tests Using Keysight E5071C
More informationThin-Film Directional Couplers
42 High Directivity LGA Termination GENERAL DESCRIPTION ITF (Integrated Thin-Film) TECHNOLOGY The ITF High Directivity LGA Coupler is based on thin-film multilayer technology. The technology provides a
More informationHybrid Couplers 3dB, 90º Type PC2025A2100AT00
GENERAL DESCRIPTION The PC2025A2100AT00 is a RoHS compliant low profile wideband 3dB hybrid coupler which can support mobile applications, including PCS and DCS applications. The power coupler series of
More informationEMI/ESD Filters for Cellular Phones
EMI/ESD Filters for Cellular Phones Cellular phones, as with all handheld and wireless devices are susceptible to the damaging effects of Electrostatic Discharge (ESD) transients. As much as 40 kilovolts
More informationAgilent PNA Series Microwave Network Analyzers
Agilent PNA Series Microwave Network Analyzers Configuration Guide PNA-L N5230A PNA-L N5230A PNA E8362B PNA E8363B PNA E8364B PNA E8361A PNA N5250A 300 khz to 6, 13.5, or 20 GHz 10 MHz to 20, 40, or 50
More informationValidation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels
DesignCon 2010 Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels Chad Morgan, Tyco Electronics chad.morgan@tycoelectronics.com, 717-649-4129 Abstract
More information1:4 LVPECL/CML FANOUT BUFFER WITH INTERNAL TERMINATION
1:4 LVPECL/CML FANOUT BUFFER WITH TERNAL TERMATION Precision Edge SY58020/21/22U EVALUATION BOARD FEATURES DESCRIPTION Precision, fully differential 1:4 fanout buffer family SY58020U 6GHz any diff. input-to-cml
More informationOptical SerDes Test Interface for High-Speed and Parallel Testing
June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High
More informationXRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter
CMOS 8-Bit High Speed Analog-to-Digital Converter April 2002-4 FEATURES 8-Bit Resolution Up to 20MHz Sampling Rate Internal S/H Function Single Supply: 5V V IN DC Range: 0V to V DD V REF DC Range: 1V to
More informationRClamp0524PA RClamp0522P
PROTECTION PRODUCTS - RailClamp Description RailClamp TVS arrays are ultra low capacitance ESD protection devices designed to protect high speed data interfaces. This series has been specifically designed
More information100BASE-T1 EMC Test Specification for ESD suppression devices
IEEE 100BASE-T1 EMC Test Specification for ESD suppression devices Version 1.0 Author & Company Dr. Bernd Körber, FTZ Zwickau Title 100BASE-T1 EMC Test Specification for ESD suppression devices Version
More informationSolving the challenges posed by Chip/Package/Board Co-Design
Solving the challenges posed by Chip/Package/Board Co-Design Identify and locate sources of unwanted coupling Simulation link to EM: Critical Interconnect, Vias, Discontinuities, Embedded Passives, etc
More information