FPGA Encoder Resource Usage
|
|
|
- Avice Lyons
- 5 years ago
- Views:
Transcription
1 Summary This quick reference provides detailed information about resource usage of all presynthesized Encoder cores. Core Reference CR0132 (v1.11) December 19, 2008 Encoder The available Encoder cores are listed as follows: E4_2B E4_2EB E4_2ES E4_2S E8_3B E8_3EB E8_3ES E8_3S E10_4B E10_4EB E10_4ES E10_4S E16_4B E16_4EB E16_4ES E16_4S E32_5B E32_5EB CR0132 (v1.11) December 19,
2 E4_2B 4- to 2-Bit Priority Encoder, Bus Version Arriagx 2 Cyclone 2 2 Cyclone2 2 2 Cyclone3 2 2 Stratix 2 2 Stratix2 2 2 Stratix3 2 StratixGX 2 2 Stratix2GX 2 Max2 2 2 Max3000a 2 2 Max7000b 2 2 Max7000ae 2 2 Max7000s 2 2 Spartan2 2 2 Spartan2E 2 2 Spartan3 2 2 Spartan3A 2 2 Spartan3ADSP 2 2 Spartan3AN 2 2 Spartan3E 2 2 Spartan3L 2 2 Virtex 2 2 Virtex2 2 2 Virtex2p 2 2 VirtexE 2 2 Virtex4 2 2 Virtex5 4 CoolRunner2 2 CoolRunnerXpla3 2 Xc Xc9500XL 2 Xc9500XV 2 ProAsicPlus 2 ProAsic3 2 ProAsic3E 2 Fusion 2 EC 4 2 ECP 4 2 ECP2 4 2 ECP2M 4 2 SC 4 2 MACHXO 4 2 XP 4 2 XP CR0132 (v1.11) December 19, 2008
3 E4_2EB 4- to 2-Bit Priority Encoder with Enable, Bus Version Arriagx 2 Cyclone 2 2 Cyclone2 2 2 Cyclone3 2 2 Stratix 2 2 Stratix2 2 2 Stratix3 2 StratixGX 2 2 Stratix2GX 2 Max2 2 2 Max3000a 2 2 Max7000b 2 2 Max7000ae 2 2 Max7000s 2 2 Spartan2 2 2 Spartan2E 2 2 Spartan3 2 2 Spartan3A 2 2 Spartan3ADSP 2 2 Spartan3AN 2 2 Spartan3E 2 2 Spartan3L 2 2 Virtex 2 2 Virtex2 2 2 Virtex2p 2 2 VirtexE 2 2 Virtex4 2 2 Virtex5 4 CoolRunner2 2 CoolRunnerXpla3 2 Xc Xc9500XL 2 Xc9500XV 2 ProAsicPlus 3 ProAsic3 3 ProAsic3E 3 Fusion 3 EC 2 2 ECP 2 2 ECP2 2 2 ECP2M 2 2 SC 2 2 MACHXO 2 2 XP 2 2 XP2 2 2 CR0132 (v1.11) December 19,
4 E4_2ES 4- to 2-Bit Priority Encoder with Enable, Single Pin Version Arriagx 2 Cyclone 2 2 Cyclone2 2 2 Cyclone3 2 2 Stratix 2 2 Stratix2 2 2 Stratix3 2 StratixGX 2 2 Stratix2GX 2 Max2 2 2 Max3000a 2 2 Max7000b 2 2 Max7000ae 2 2 Max7000s 2 2 Spartan2 2 2 Spartan2E 2 2 Spartan3 2 2 Spartan3A 2 2 Spartan3ADSP 2 2 Spartan3AN 2 2 Spartan3E 2 2 Spartan3L 2 2 Virtex 2 2 Virtex2 2 2 Virtex2p 2 2 VirtexE 2 2 Virtex4 2 2 Virtex5 4 CoolRunner2 2 CoolRunnerXpla3 2 Xc Xc9500XL 2 Xc9500XV 2 ProAsicPlus 3 ProAsic3 3 ProAsic3E 3 Fusion 3 EC 2 2 ECP 2 2 ECP2 2 2 ECP2M 2 2 SC 2 2 MACHXO 2 2 XP 2 2 XP CR0132 (v1.11) December 19, 2008
5 E4_2S 4- to 2-Bit Priority Encoder, Single Pin Version Arriagx 2 Cyclone 2 2 Cyclone2 2 2 Cyclone3 2 2 Stratix 2 2 Stratix2 2 2 Stratix3 2 StratixGX 2 2 Stratix2GX 2 Max2 2 2 Max3000a 2 2 Max7000b 2 2 Max7000ae 2 2 Max7000s 2 2 Spartan2 2 2 Spartan2E 2 2 Spartan3 2 2 Spartan3A 2 2 Spartan3ADSP 2 2 Spartan3AN 2 2 Spartan3E 2 2 Spartan3L 2 2 Virtex 2 2 Virtex2 2 2 Virtex2p 2 2 VirtexE 2 2 Virtex4 2 2 Virtex5 4 CoolRunner2 2 CoolRunnerXpla3 2 Xc Xc9500XL 2 Xc9500XV 2 ProAsicPlus 2 ProAsic3 2 ProAsic3E 2 Fusion 2 EC 4 2 ECP 4 2 ECP2 4 2 ECP2M 4 2 SC 4 2 MACHXO 4 2 XP 4 2 XP2 4 2 CR0132 (v1.11) December 19,
6 E8_3B 8- to 3-Bit Priority Encoder, Bus Version Arriagx 4 Cyclone 5 5 Cyclone2 5 5 Cyclone3 5 5 Stratix 5 5 Stratix2 5 5 Stratix3 4 StratixGX 5 5 Stratix2GX 5 Max2 5 5 Max3000a 3 3 Max7000b 3 3 Max7000ae 3 3 Max7000s 3 3 Spartan2 8 7 Spartan2E 8 7 Spartan Spartan3A 8 8 Spartan3ADSP 6 6 Spartan3AN 8 8 Spartan3E 8 7 Spartan3L 6 6 Virtex 8 7 Virtex2 8 7 Virtex2p 8 7 VirtexE 8 7 Virtex Virtex5 6 CoolRunner2 3 CoolRunnerXpla3 3 Xc Xc9500XL 3 Xc9500XV 3 ProAsicPlus 9 ProAsic3 10 ProAsic3E 9 Fusion 10 EC 6 6 ECP 6 6 ECP2 6 6 ECP2M 6 6 SC 6 6 MACHXO 6 6 XP 6 6 XP CR0132 (v1.11) December 19, 2008
7 E8_3EB 8- to 3-Bit Priority Encoder with Enable, Bus Version Arriagx 6 Cyclone 7 7 Cyclone2 7 7 Cyclone3 9 9 Stratix 7 7 Stratix2 5 5 Stratix3 6 StratixGX 7 7 Stratix2GX 6 Max2 7 7 Max3000a 3 3 Max7000b 3 3 Max7000ae 3 3 Max7000s 3 3 Spartan Spartan2E 10 8 Spartan Spartan3A 10 8 Spartan3ADSP 10 9 Spartan3AN 10 8 Spartan3E 10 8 Spartan3L 10 9 Virtex 10 8 Virtex Virtex2p 10 8 VirtexE 10 8 Virtex Virtex5 6 CoolRunner2 3 CoolRunnerXpla3 3 Xc Xc9500XL 3 Xc9500XV 3 ProAsicPlus 11 ProAsic3 12 ProAsic3E 10 Fusion 10 EC 8 8 ECP 8 8 ECP2 8 8 ECP2M 8 8 SC 10 8 MACHXO 8 8 XP 8 8 XP2 8 8 CR0132 (v1.11) December 19,
8 E8_3ES 8- to 3-Bit Priority Encoder with Enable, Single Pin Version Arriagx 6 Cyclone 7 7 Cyclone2 7 7 Cyclone3 9 9 Stratix 7 7 Stratix2 6 6 Stratix3 6 StratixGX 7 7 Stratix2GX 6 Max2 7 7 Max3000a 3 3 Max7000b 3 3 Max7000ae 3 3 Max7000s 3 3 Spartan Spartan2E 10 8 Spartan Spartan3A 10 8 Spartan3ADSP 10 9 Spartan3AN 10 8 Spartan3E 10 8 Spartan3L 10 9 Virtex 10 8 Virtex Virtex2p 10 8 VirtexE 10 8 Virtex Virtex5 6 CoolRunner2 3 CoolRunnerXpla3 3 Xc Xc9500XL 3 Xc9500XV 3 ProAsicPlus 11 ProAsic3 13 ProAsic3E 10 Fusion 10 EC 10 9 ECP 10 9 ECP2 8 8 ECP2M 8 8 SC 10 8 MACHXO 8 8 XP 8 8 XP CR0132 (v1.11) December 19, 2008
9 E8_3S 8- to 3-Bit Priority Encoder, Single Pin Version Arriagx 4 Cyclone 5 5 Cyclone2 5 5 Cyclone3 5 5 Stratix 5 5 Stratix2 5 5 Stratix3 4 StratixGX 5 5 Stratix2GX 5 Max2 5 5 Max3000a 3 3 Max7000b 3 3 Max7000ae 3 3 Max7000s 3 3 Spartan2 8 7 Spartan2E 8 7 Spartan Spartan3A 8 8 Spartan3ADSP 6 6 Spartan3AN 8 8 Spartan3E 8 7 Spartan3L 6 6 Virtex 8 7 Virtex2 8 7 Virtex2p 8 7 VirtexE 8 7 Virtex Virtex5 6 CoolRunner2 3 CoolRunnerXpla3 3 Xc Xc9500XL 3 Xc9500XV 3 ProAsicPlus 9 ProAsic3 10 ProAsic3E 9 Fusion 10 EC 6 6 ECP 6 6 ECP2 6 6 ECP2M 6 6 SC 6 6 MACHXO 6 6 XP 6 6 XP2 6 6 CR0132 (v1.11) December 19,
10 E10_4B Binary-Coded-Decimal (BCD) Encoder, Bus Version Arriagx 15 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 17 StratixGX Stratix2GX 10 Max Max3000a 7 7 Max7000b 7 7 Max7000ae 7 7 Max7000s 7 7 Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 10 CoolRunner2 4 CoolRunnerXpla3 4 Xc Xc9500XL 4 Xc9500XV 4 ProAsicPlus 37 ProAsic3 36 ProAsic3E 41 Fusion 30 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19, 2008
11 E10_4EB Binary-Coded-Decimal (BCD) Encoder with Enable, Bus Version Arriagx 15 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 17 StratixGX Stratix2GX 12 Max Max3000a 7 7 Max7000b 7 7 Max7000ae 7 7 Max7000s 7 7 Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 10 CoolRunner2 4 CoolRunnerXpla3 4 Xc Xc9500XL 4 Xc9500XV 4 ProAsicPlus 38 ProAsic3 38 ProAsic3E 39 Fusion 33 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19,
12 E10_4ES Binary-Coded-Decimal (BCD) Encoder with Enable, Single Pin Version Arriagx 17 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 17 StratixGX Stratix2GX 12 Max Max3000a 7 7 Max7000b 7 7 Max7000ae 7 7 Max7000s 7 7 Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 12 CoolRunner2 4 CoolRunnerXpla3 4 Xc Xc9500XL 4 Xc9500XV 4 ProAsicPlus 33 ProAsic3 32 ProAsic3E 39 Fusion 31 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19, 2008
13 E10_4S Binary-Coded-Decimal (BCD) Encoder, Single Pin Version Arriagx 16 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 14 StratixGX Stratix2GX 10 Max Max3000a 7 7 Max7000b 7 7 Max7000ae 7 7 Max7000s 7 7 Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 10 CoolRunner2 4 CoolRunnerXpla3 4 Xc Xc9500XL 4 Xc9500XV 4 ProAsicPlus 32 ProAsic3 31 ProAsic3E 33 Fusion 29 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19,
14 E16_4B 16- to 4-Bit Priority Encoder, Bus Version Arriagx 12 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 12 StratixGX Stratix2GX 12 Max Max3000a 6 6 Max7000b 6 6 Max7000ae 6 6 Max7000s 6 6 Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 12 CoolRunner2 4 CoolRunnerXpla3 4 Xc Xc9500XL 4 Xc9500XV 4 ProAsicPlus 25 ProAsic3 28 ProAsic3E 25 Fusion 28 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19, 2008
15 E16_4EB 16- to 4-Bit Priority Encoder with Enable, Bus Version Arriagx 13 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 13 StratixGX Stratix2GX 13 Max Max3000a 7 7 Max7000b 7 7 Max7000ae 7 7 Max7000s 7 7 Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 16 CoolRunner2 4 CoolRunnerXpla3 4 Xc Xc9500XL 4 Xc9500XV 4 ProAsicPlus 28 ProAsic3 32 ProAsic3E 27 Fusion 26 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19,
16 E16_4ES 16- to 4-Bit Priority Encoder with Enable, Single Pin Version Arriagx 13 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 13 StratixGX Stratix2GX 13 Max Max3000a 7 7 Max7000b 7 7 Max7000ae 7 7 Max7000s 7 7 Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 12 CoolRunner2 4 CoolRunnerXpla3 4 Xc Xc9500XL 4 Xc9500XV 4 ProAsicPlus 29 ProAsic3 32 ProAsic3E 25 Fusion 26 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19, 2008
17 E16_4S 16- to 4-Bit Priority Encoder, Single Pin Version Arriagx 12 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 12 StratixGX Stratix2GX 12 Max Max3000a 6 6 Max7000b 6 6 Max7000ae 6 6 Max7000s 6 6 Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 12 CoolRunner2 4 CoolRunnerXpla3 4 Xc Xc9500XL 4 Xc9500XV 4 ProAsicPlus 25 ProAsic3 28 ProAsic3E 25 Fusion 27 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19,
18 E32_5B 32- to 5-Bit Priority Encoder, Bus Version Arriagx 22 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 39 StratixGX Stratix2GX 27 Max Max3000a Max7000b Max7000ae Max7000s Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 34 CoolRunner2 8 CoolRunnerXpla3 6 Xc Xc9500XL 5 Xc9500XV 5 ProAsicPlus 65 ProAsic3 74 ProAsic3E 69 Fusion 64 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19, 2008
19 E32_5EB 32- to 5-Bit Priority Encoder with Enable, Bus Version Arriagx 25 Cyclone Cyclone Cyclone Stratix Stratix Stratix3 43 StratixGX Stratix2GX 30 Max Max3000a Max7000b Max7000ae Max7000s Spartan Spartan2E Spartan Spartan3A Spartan3ADSP Spartan3AN Spartan3E Spartan3L Virtex Virtex Virtex2p VirtexE Virtex Virtex5 34 CoolRunner2 9 CoolRunnerXpla3 7 Xc Xc9500XL 5 Xc9500XV 5 ProAsicPlus 75 ProAsic3 81 ProAsic3E 72 Fusion 69 EC ECP ECP ECP2M SC MACHXO XP XP CR0132 (v1.11) December 19,
20 Tools Utilized The following vendor device tools were used to determine the resource usage statistics: Actel Actel Designer Software Version 6.2 Altera Quartus II 5.0 Lattice isplever 5.0 Xilinx Xilinx ISE 6.3 For Virtex4, Spartan3, Spartan3E the Xilinx ISE 7.1 was used. 20 CR0132 (v1.11) December 19, 2008
21 Revision History Date Version No. Revision 6-Dec Service pack 2 release 12-Apr Added Virtex4 and Stratix2 resource usage 6-Jun Added MAX2 resource usage 15-Sep Added EC, ECP, Spartan3E, Cyclone2 and StratixGX resource usage 13-Oct Added ProAsic3 and ProAsic3E resource usage 20-Apr Tools Utilized section added 16-Jun XP resource usage added 28-Jul MACHXO resource usage added 10-Apr Cyclone3, ECP2, ECP2M, Spartan3A, Spartan3E, Spartan3L and Virtex5 resource usage added 17-Jul Altium Designer Summer 08 SP1 19-Dec Altium Designer Winter 09 SP1 Software, hardware, documentation and related materials: Copyright 2008 Altium Limited. All rights reserved. You are permitted to print this document provided that (1) the use of such is for personal use only and will not be copied or posted on any network computer or broadcast in any media, and (2) no modifications of the document is made. Unauthorized duplication, in whole or part, of this document by any means, mechanical or electronic, including translation into another language, except for brief excerpts in published reviews, is prohibited without the express written permission of Altium Limited. Unauthorized duplication of this work may also be prohibited by local statute. Violators may be subject to both criminal and civil penalties, including fines and/or imprisonment. Altium, Altium Designer, Board Insight, Design Explorer, DXP, LiveDesign, NanoBoard, NanoTalk, P-CAD, SimCode, Situs, TASKING, and Topological Autorouting and their respective logos are trademarks or registered trademarks of Altium Limited or its subsidiaries. All other registered or unregistered trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed. CR0132 (v1.11) December 19,
FPGA Clock Manager Resource Usage
Summary This quick reference provides detailed information about resource usage of all presynthesized Clock Manager cores. Core Reference CR0128 (v1.10) July 17, 2008 Clock Manager The available Clock
Customizing the Altium Designer Resources
Customizing the Altium Designer Resources Summary This tutorial describes how to customize your Altium Designer resources, such as commands, menus, toolbars and shortcut keys. This tutorial describes how
Design Portability, Configurations and Constraints
Design Portability, Configurations and Constraints Summary This article describes what is required for design portability, and the role of configurations and constraints in achieving this portability.
Power Monitoring on the Desktop NanoBoard NB2DSK01
Power Monitoring on the Desktop NanoBoard NB2DSK01 Summary This application note provides information on the Power Monitoring functionality provided for the Desktop NanoBoard NB2DSK01. It covers how this
Creating a Multi-channel Design
Creating a Multi-channel Design Summary This tutorial shows how to create a multichannel design in the Schematic Editor, including the use of subsheets, sheet symbols and the Repeat keyword. Setting room
Specifying the PCB Design Rules and Resolving Violations
Specifying the PCB Design Rules and Resolving Violations Summary This article introduces the PCB Design Rules System, in particular how rules are created and applied to objects in a design. It also describes
SRL0 Serial Port Unit
Summary The serial communications port peripheral devices can be configured for communications between a microprocessor and peripheral devices, or for multiprocessor communications. This document provides
OutputJob Editor Reference
OutputJob Editor Reference Summary This reference provides information on the OutputJob Editor which is used to configure various output types including Assembly Outputs, BOMs, Gerber, NC Drill, Netlists,
WB_INTERFACE Custom Wishbone Interface
WB_INTERFACE Custom Wishbone Interface Summary This document provides detailed reference information with respect to the WB_INTERFACE peripheral component. This component enables you to build custom Wishbone
Schematic Editing Essentials
Summary Application Note AP0109 (v2.0) March 24, 2005 This application note looks at the placement and editing of schematic objects in Altium Designer. This application note provides a general overview
WB_UART8 Serial Communications Port
Summary This document provides detailed reference information with respect to the UART peripheral device. Core Reference CR0157 (v3.1) August 01, 2008 Serial ports on embedded systems often provide a 2-wire
Moving to Altium Designer from Protel 99 SE
Moving to Altium Designer from Protel 99 SE Summary This article outlines the process you go through to transfer a Protel 99 SE design into the Altium Designer environment. Protel 99 SE uses the design
Getting Started with FPGA Design
Getting Started with FPGA Design Summary Tutorial TU0116 (v1.3) April 13, 2005 This tutorial gives an overview of how to create an FPGA design. It outlines how to create a schematic and then compile, synthesize,
EMAC8, EMAC8_MD Ethernet Media Access Controller
EMAC8, EMAC8_MD Ethernet Media Access Controller Summary This document provides detailed reference information with respect to the non-wishbone EMAC peripheral components, EMAC8 and EMAC8_MD. The 8-bit
Using the TASKING Software Platform for AURIX
Using the TASKING Software Platform for AURIX MA160-869 (v1.0) November 13, 2017 Copyright 2017 TASKING BV. All rights reserved. You are permitted to print this document provided that (1) the use of such
Adding Custom Instrumentation to an FPGA Design
Adding Custom Instrumentation to an FPGA Design Summary This tutorial takes a look at using the Custom Instrument component in an FPGA design, involving monitoring of input signals directly and control
Moving to Altium Designer From P-CAD
Summary Application Note AP0130 (v3.0) September 10, 2008 This application note highlights the key differences you need to be aware of when moving from P-CAD to Altium Designer. It will help you ramp up
Introducing Protel DXP
Introducing Protel DXP The complete multi-dimensional design capture system for Windows 2000 and XP Protel DXP breaks new ground by bringing a host of new and enhanced features to the design desktop and
Shortcut Keys. Access Choose Document to Open dialog. Cycle through open documents (to the left) Hide/display all floating panels
Summary Guide GU0104 (v1.9) February 11, 2008 This guide provides a list of shortcut keys available for use within Altium Designer, ranging from those used at the environment level, through to those associated
Verifying that your FPGA is correctly connected on a PCB. AltiumLive 2017: ANNUAL PCB DESIGN SUMMIT. München October. Willem Gruter Product manager
Verifying that your FPGA is correctly connected on a PCB AltiumLive 2017: ANNUAL PCB DESIGN SUMMIT Willem Gruter Product manager München October Agenda 1 Problem description 2 3 4 5 IO Checker approach
Using the TASKING Pin Mapper for AURIX
Using the TASKING Pin Mapper for AURIX MA160-870 (v1.0) February 12, 2016 Copyright 2016 Altium BV. All rights reserved. You are permitted to print this document provided that (1) the use of such is for
Digital Integrated Circuits
Digital Integrated Circuits Lecture 9 Jaeyong Chung Robust Systems Laboratory Incheon National University DIGITAL DESIGN FLOW Chung EPC6055 2 FPGA vs. ASIC FPGA (A programmable Logic Device) Faster time-to-market
Utility Bus Split (v1.00a)
DS484 December 2, 2009 Introduction The Utility Bus Split core splits a bus into smaller buses using the Xilinx Platform Studio (XPS). The core splits one input bus into two output buses which serve as
Defining & Running Circuit Simulation Analyses
Defining & Running Circuit Simulation Analyses Summary Tutorial TU0106 (v1.6) April 20, 2008 This tutorial looks at creating a schematic of an analog filter design that is set up for circuit simulation.
The following topics are covered in this reference:
JScript Reference Summary The following topics are covered in this reference: Exploring the JScript Language This reference manual JScript Source Files describes the JScript About JScript Examples scripting
LogiCORE IP Mailbox (v1.00a)
DS776 September 21, 2010 Introduction In a multiprocessor environment, the processors need to communicate data with each other. The easiest method is to set up inter-processor communication through a mailbox.
Utility Reduced Logic (v1.00a)
DS482 December 2, 2009 Introduction The Utility Reduced Logic core applies a logic reduction function over an input vector to generate a single bit result. The core is intended as glue logic between peripherals.
FYSE420 DIGITAL ELECTRONICS. Lecture 7
FYSE420 DIGITAL ELECTRONICS Lecture 7 1 [1] [2] [3] DIGITAL LOGIC CIRCUIT ANALYSIS & DESIGN Nelson, Nagle, Irvin, Carrol ISBN 0-13-463894-8 DIGITAL DESIGN Morris Mano Fourth edition ISBN 0-13-198924-3
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs WP-01146-1.2 White Paper Since their introduction in the mid-1980s and across all end markets, CPLDs have been design
Instantiation. Verification. Simulation. Synthesis
0 XPS Mailbox (v2.00a) DS632 June 24, 2009 0 0 Introduction In a multiprocessor environment, the processors need to communicate data with each other. The easiest method is to set up inter-processor communication
Experiment 3. Digital Circuit Prototyping Using FPGAs
Experiment 3. Digital Circuit Prototyping Using FPGAs Masud ul Hasan Muhammad Elrabaa Ahmad Khayyat Version 151, 11 September 2015 Table of Contents 1. Objectives 2. Materials Required 3. Background 3.1.
LogiCORE IP ChipScope Pro Integrated Controller (ICON) (v1.05a)
DS646 June 22, 2011 LogiCORE IP ChipScope Pro Integrated Controller (ICON) (v1.05a) Introduction The LogiCORE IP ChipScope Pro Integrated CONtroller core (ICON) provides an interface between the JTAG Boundary
Intel Stratix 10 Logic Array Blocks and Adaptive Logic Modules User Guide
Intel Stratix 10 Logic Array Blocks and Adaptive Logic Modules User Guide Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Stratix 10 LAB and Overview... 3 2 HyperFlex
Intel MAX 10 User Flash Memory User Guide
Intel MAX 10 User Flash Memory User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Intel MAX 10 User Flash Memory
AL8253 Core Application Note
AL8253 Core Application Note 6-15-2012 Table of Contents General Information... 3 Features... 3 Block Diagram... 3 Contents... 4 Behavioral... 4 Synthesizable... 4 Test Vectors... 4 Interface... 5 Implementation
Stratix II vs. Virtex-4 Performance Comparison
White Paper Stratix II vs. Virtex-4 Performance Comparison Altera Stratix II devices use a new and innovative logic structure called the adaptive logic module () to make Stratix II devices the industry
Client Certificate Authentication Guide. June 28, 2018 Version 9.4
Client Certificate Authentication Guide June 28, 2018 Version 9.4 For the most recent version of this document, visit our documentation website. Table of Contents 1 Client certificate authentication 4
LogiCORE IP Device Control Register Bus (DCR) v2.9 (v1.00b)
LogiCORE IP Device Control Register Bus (DCR) v2.9 (v1.00b) DS402 April 19, 2010 Introduction The Xilinx 32-Bit Device Control Register Bus (DCR), a soft IP core designed for Xilinx FPGAs, provides the
Altium Designer Training Module
Basics Document Version 1.2, February 2008 Software, documentation and related materials: Copyright 2008 Altium Limited. All rights reserved. You are permitted to print this document provided that (1)
High-Tech-Marketing. Selecting an FPGA. By Paul Dillien
High-Tech-Marketing Selecting an FPGA By Paul Dillien The Market In 2011 the total PLD market was $4.97B The FPGA portion was worth $4.1B 2 FPGA Applications The dominant applications have always been
Client Certificate Authentication Guide
Client Certificate Authentication Guide April 4, 2018 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
SDRAM Interface Clocking for the NanoBoard 2
SDRAM Interface Clocking for the NanoBoard 2 NB2 + DB30 Xilinx Spartan 3 DaughterBoard 1. Schematic wiring for Xilinx DCM clocks. 2. Shared Memory Port Plugin wiring. NB2 + DB31 Altera Cyclone II DaughterBoard
White Paper Performing Equivalent Timing Analysis Between Altera Classic Timing Analyzer and Xilinx Trace
Introduction White Paper Between Altera Classic Timing Analyzer and Xilinx Trace Most hardware designers who are qualifying FPGA performance normally run bake-off -style software benchmark comparisons
PCB Design Training Module
PCB Design Training Module Document Version 1.01, December 4, 2006 Software, documentation and related materials: Copyright 2006 Altium Limited. All rights reserved. You are permitted to print this document
Caliber Interconnect Solutions (Pvt) Ltd No 6,1 st Street Gandhi Nagar, Kavundampalayam, Coimbatore-30.
Caliber Interconnect Solutions Design for perfection FPGA DESIGN SERVICES (ISO 9001:2008 CERTIFIED) Caliber Interconnect Solutions (Pvt) Ltd No 6,1 st Street Gandhi Nagar, Kavundampalayam, Coimbatore-30.
Reed-Solomon Encoder/Decoder IP core Specifccaton
Reed-Solomon Encoder/Decoder IP core Specifccaton Reed-Solomon Encoder/Decoder IP core Relecase Informcaton Fecatures Delivercables IP Core Structure Port Mcap Reed-Solomon Encoder/Decoder IP core Relecase
Intel Acceleration Stack for Intel Xeon CPU with FPGAs 1.0 Errata
Intel Acceleration Stack for Intel Xeon CPU with FPGAs 1.0 Errata Updated for Intel Acceleration Stack for Intel Xeon CPU with FPGAs: 1.0 Production Subscribe Send Feedback Latest document on the web:
ECC1 Core. Elliptic Curve Point Multiply and Verify Core. General Description. Key Features. Applications. Symbol
General Description Key Features Elliptic Curve Cryptography (ECC) is a public-key cryptographic technology that uses the mathematics of so called elliptic curves and it is a part of the Suite B of cryptographic
Smart Card Authentication Guide
Smart Card Authentication Guide January 29, 2018 - Version 9.2 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Intel Stratix 10 Analog to Digital Converter User Guide
Intel Stratix 10 Analog to Digital Converter User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Stratix
Early Models in Silicon with SystemC synthesis
Early Models in Silicon with SystemC synthesis Agility Compiler summary C-based design & synthesis for SystemC Pure, standard compliant SystemC/ C++ Most widely used C-synthesis technology Structural SystemC
Using the TASKING Pin Mapper for AURIX
Using the TASKING Pin Mapper for AURIX MA160-880 (v1.1r1) June 07, 2018 Copyright 2018 TASKING BV. All rights reserved. You are permitted to print this document provided that (1) the use of such is for
PowerPC Instruction Set Extension Guide
PowerPC Instruction Set Extension Guide ISA Support for the PowerPC APU Controller in Virtex-4 EDK 6.3 November 4, 004 R PowerPC Instruction Set Extension Guide www.xilinx.com EDK 6.3 November 4, 004-800-55-7778
4. TriMatrix Embedded Memory Blocks in HardCopy IV Devices
January 2011 HIV51004-2.2 4. TriMatrix Embedded Memory Blocks in HardCopy IV Devices HIV51004-2.2 This chapter describes TriMatrix memory blocks, modes, features, and design considerations in HardCopy
ECE 636. Reconfigurable Computing. Lecture 2. Field Programmable Gate Arrays I
ECE 636 Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays I Overview Anti-fuse and EEPROM-based devices Contemporary SRAM devices - Wiring - Embedded New trends - Single-driver wiring -
ウウウウ ( お天天 ) ススウスススを作っっっっっ
概概 Application Note AP0110 (v2.0) February 28, 2008 LCD VGA 1. RS232 2. GSM HTTP 3. HTML CAN RS232 GSM VGA Altium Designer NanoBoard PC A 1:1 1 1 RS232_HTTP_Enabled Weather station #1 Amersfoort Router
Remove Documents from Batch Sets V2.1
Remove Documents from Batch Sets V2.1 March 20, 2015 Table of Contents 1 Overview...3 1.1 Supported versions... 3 1.2 Category... 3 1.3 Special considerations... 3 2 Deployment...3 3 Input and preparation...4
Contents SPICE NETLIST IMPORT... 4 INVOKING SPICE NETLIST IMPORT... 4
1 Norlinvest Ltd, BVI. is a trade name of Norlinvest Ltd. All Rights Reserved. No part of the SPICE Netlist Import document can be reproduced in any form or by any means without the prior written permission
DSP Development Kit, Stratix II Edition
DSP Development Kit, Stratix II Edition August 2005, Development Kit version 1.1.0 Errata Sheet This document addresses known errata and documentation changes the DSP Development Kit, Stratix II Edition
Opal Kelly. XEM3001v2 User s Manual. A business-card sized (3.5 x 2.0 ) experimentation board featuring the Xilinx Spartan 3 FPGA.
Opal Kelly XEM3001v2 User s Manual A business-card sized (3.5 x 2.0 ) experimentation board featuring the Xilinx Spartan 3 FPGA. The XEM3001 is a small, business-card sized FPGA board featuring the Xilinx
Altera ASMI Parallel II IP Core User Guide
Altera ASMI Parallel II IP Core User Guide UG-20068 2017.05.08 Last updated for Intel Quartus Prime Design Suite: 17.0 Subscribe Send Feedback Contents Contents 1... 3 1.1 Ports...4 1.2 Parameters... 5
TASKING License Management
TASKING License Management MA000-089 (v1.4) November 22, 2016 Copyright 2016 TASKING BV. All rights reserved. You are permitted to print this document provided that (1) the use of such is for personal
Smart Card Authentication Guide
Smart Card Authentication Guide May 2, 2014 - Version 9.3 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
I.6 40G LDPC Encoder/Decoder IP Core Specifccaton
I.6 40G LDPC Encoder/Decoder IP Core Specifccaton I.6 40G LDPC Encoder/Decoder IP Core Relecase Informcaton Fecatures Delivercables IP Core Structure I.6 40G LDPC Encoder/Decoder IP Core Relecase Informcaton
High Bandwidth Memory (HBM2) Interface Intel FPGA IP Design Example User Guide
High Bandwidth Memory (HBM2) Interface Intel FPGA IP Design Example Updated for Intel Quartus Prime Design Suite: 18.1.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. High Bandwidth
Intel FPGA USB Download Cable User Guide
Intel FPGA USB Download Cable User Guide Subscribe Latest document on the web: PDF HTML Contents Contents 1. Introduction to Intel FPGA Download Cable...3 1.1. Intel FPGA Download Cable Revision... 3 1.2.
Intel Quartus Prime Software Download and Installation Quick Start Guide
Intel Quartus Prime Software Download and Installation Quick Start Guide Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus, and Stratix
Product Life Cycle System-level Products. April, 2016
Product Life Cycle System-level Products April, 2016 Content Overview 01 Systems 02 Touch Panel PCs 03 EOL Models Systems ULT Fanless EC700-SU Embedded System 2021, Q4 2022, Q3 Atom E3800 Series Atom D2550/N2800
For technical answers from our support staff, us at:
Guide Opal Kelly XEM6110 Thank You! Thank you for purchasing an Opal Kelly PCI Express product. We ve included this printed guide to help you start using the module and FrontPanel software. Much more documentation
Intel Stratix 10 H-Tile PCIe Link Hardware Validation
Intel Stratix 10 H-Tile PCIe Link Hardware Validation Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Intel Stratix 10 H-Tile PCIe* Link Hardware Validation... 3 1.1.
Synthesis Options FPGA and ASIC Technology Comparison - 1
Synthesis Options Comparison - 1 2009 Xilinx, Inc. All Rights Reserved Welcome If you are new to FPGA design, this module will help you synthesize your design properly These synthesis techniques promote
Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public
Reduce Your System Power Consumption with Altera FPGAs Agenda Benefits of lower power in systems Stratix III power technology Cyclone III power Quartus II power optimization and estimation tools Summary
ECE 448 Lecture 5. FPGA Devices
ECE 448 Lecture 5 FPGA Devices George Mason University Required reading Spartan-6 FPGA Configurable Logic Block: User Guide CLB Overview Slice Description 2 Recommended reading Highly recommended for the
Simulating the ASMI Block in Your Design
2015.08.03 AN-720 Subscribe Supported Devices Overview You can simulate the ASMI block in your design for the following devices: Arria V, Arria V GZ, Arria 10 Cyclone V Stratix V In the Quartus II software,
Intel Unite Plugin Guide for VDO360 Clearwater
Intel Unite Plugin Guide for VDO360 Clearwater INSTALLATION AND USER GUIDE Version 1.2 December 2017 Legal Disclaimers & Copyrights All information provided here is subject to change without notice. Contact
AN 834: Developing for the Intel HLS Compiler with an IDE
AN 834: Developing for the Intel HLS Compiler with an IDE Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Developing for the Intel HLS Compiler with an Eclipse* IDE...
Interlaken IP Core (2nd Generation) Design Example User Guide
Interlaken IP Core (2nd Generation) Design Example User Guide UG-20051 2017.09.19 Subscribe Send Feedback Contents Contents 1 Quick Start Guide... 3 1.1 Directory Structure... 4 1.2 Design Components...
Intel Arria 10 Native Floating- Point DSP Intel FPGA IP User Guide
Intel Arria 10 Native Floating- Point DSP Intel FPGA IP User Guide Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1...3 1.1 Parameterizing the Intel Arria 10 Native Floating-Point
Computer Structure. Unit 2: Memory and programmable devices
Computer Structure Unit 2: Memory and programmable devices Translated from Francisco Pérez García (fperez at us.es) by Mª Carmen Romero (mcromerot at us.es, Office G1.51, 954554324) Electronic Technology
Mailbox Client Intel Stratix 10 FPGA IP Core User Guide
Mailbox Client Intel Stratix 10 FPGA IP Core User Guide Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1.1 Feature Description...3 1.2 Command & Error Code...4 1.2.1 Commands...
Intel FPGA Temperature Sensor IP Core User Guide
Intel FPGA Temperature Sensor IP Core User Guide UG-01074 2017.09.14 Subscribe Send Feedback Contents Contents... 3 Intel FPGA Temperature Sensor Features...3 Intel FPGA Temperature Sensor Functional Description...
Field Programmable Gate Array (FPGA) Devices
Field Programmable Gate Array (FPGA) Devices 1 Contents Altera FPGAs and CPLDs CPLDs FPGAs with embedded processors ACEX FPGAs Cyclone I,II FPGAs APEX FPGAs Stratix FPGAs Stratix II,III FPGAs Xilinx FPGAs
AN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/ LVCMOS I/O Systems
AN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/ LVCMOS I/O Systems Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents Interfacing Intel FPGA Devices with 3.3/3.0/2.5
Reservoir Simulation Link
Reservoir Simulation Link SKUA-GOCAD 2013.2 Paradigm 2011.3 With Epos 4.1 Data Management Configuration Guide 2007 2014 Paradigm B.V. and/or its affiliates and subsidiaries. All rights reserved. The information
SDRAM Interface Clocking for the NB3000
SDRAM Interface Clocking for the NB3000 Frozen Content Modified by on 6-Nov-2013 NB3000XN 1. Schematic wiring for Xilinx DCM clocks. 2. Shared Memory Port PlugIn wiring. NB3000AL 1. Altera PLL wiring. 2.
AN 836: RapidIO II Reference Design for Avalon-ST Pass-Through Interface
AN 836: RapidIO II Reference Design for Avalon-ST Pass-Through Interface Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 RapidIO II Reference Design for Avalon -ST Pass-Through
Stratix vs. Virtex-II Pro FPGA Performance Analysis
White Paper Stratix vs. Virtex-II Pro FPGA Performance Analysis The Stratix TM and Stratix II architecture provides outstanding performance for the high performance design segment, providing clear performance
PCE03D DVB RCS/ WiMAX Turbo Encoder. Small World Communications. PCE03D Features. Introduction. Signal Descriptions
PCED DVB RCS/ WiMAX Turbo Encoder Product Specification PCED Features 8 state DVB RCS and IEEE 8.6 WiMAX compatible Rate /, /5, /, /, /4, 4/5, 5/6, 6/7, 7/8 with reverse output option Automatic puncturing
Virtex-5 GTP Aurora v2.8
0 DS538 October 10, 2007 0 0 Introduction The Virtex -5 GTP Aurora core implements the Aurora protocol using the high-speed serial GTP transceivers in Virtex-5 LXT and SXT devices. The core can use up
ML605 PCIe x8 Gen1 Design Creation
ML605 PCIe x8 Gen1 Design Creation October 2010 Copyright 2010 Xilinx XTP044 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. AR35422 fixed; included in ISE tools. 07/23/10
Universal Serial Bus Interface External Floppy Disk Drive Unit. Slim-FBU. Model YD-8U10. Product Specification FDUS REV.
Universal Serial Bus Interface External Floppy Disk Drive Unit Slim-FBU Model YD-8U10 Product Specification FDUS-529009-01 REV. E Product Revision Date Description A Apr. 08, 1999 First Edition B Jun.
Intel Quartus Prime Pro Edition Software and Device Support Release Notes
Intel Quartus Prime Pro Edition Software and Device Support Release Notes Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Version 17.1... 3 1.1 New Features and Enhancements...3
Asks for clarification of whether a GOP must communicate to a TOP that a generator is in manual mode (no AVR) during start up or shut down.
# Name Duration 1 Project 2011-INT-02 Interpretation of VAR-002 for Constellation Power Gen 185 days Jan Feb Mar Apr May Jun Jul Aug Sep O 2012 2 Start Date for this Plan 0 days 3 A - ASSEMBLE SDT 6 days
Avaya Software Keycode Installation Guide
Avaya Software Keycode Installation Guide 2010 Avaya Inc. P0607323 04 2010 Avaya Inc. All Rights Reserved. Notices While reasonable efforts have been made to ensure that the information in this document
Connect Install Guide
Connect Install Guide Version 3.2 Publication Date: December 16, 2013 Copyright Metalogix International GmbH 2008-2013. All Rights Reserved. This software is protected by copyright law and international
Reduce FPGA Power With Automatic Optimization & Power-Efficient Design. Vaughn Betz & Sanjay Rajput
Reduce FPGA Power With Automatic Optimization & Power-Efficient Design Vaughn Betz & Sanjay Rajput Previous Power Net Seminar Silicon vs. Software Comparison 100% 80% 60% 40% 20% 0% 20% -40% Percent Error
General Security Principles
Oracle Enterprise Data Quality for Product Data Security Guide Release 11g R1 (11.1.1.6) E35849-02 February 2013 This document describes the general principles of security of the Oracle Enterprise Data
Annex A to the DVD-R Disc and DVD-RW Disc Patent License Agreement Essential Sony Patents relevant to DVD-RW Disc
Annex A to the DVD-R Disc and DVD-RW Disc Patent License Agreement Essential Sony Patents relevant to DVD-RW Disc AT-EP S95P0391 1103087.1 09-Feb-01 1126619 8/16 Modulation AT-EP S95P0391 1120568.9 29-Aug-01
Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide
Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com
Cmod Board Reference Manual. Overview. 1 Functional Description. Revised October 26, 2012 This manual applies to the Cmod rev. D
1300 Henley Court Pullman, WA 99163 509.334.6306 www.digilentinc.com Cmod Board Reference Manual Revised October 26, 2012 This manual applies to the Cmod rev. D Overview Cmod boards combine a Xilinx CPLD,