ALMA Correlator Enhancement
|
|
- Wesley Robbins
- 5 years ago
- Views:
Transcription
1 ALMA Correlator Enhancement Technical Perspective Rodrigo Amestica, Ray Escoffier, Joe Greenberg, Rich Lacasse, J Perez, Alejandro Saez Atacama Large Millimeter/submillimeter Array Karl G. Jansky Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array
2 Outline Motivation Short technical description Summary of performance gains Cost guesstimates 2
3 Motivation Potential benefits to science Technology has evolved Over a decade since hardware was designed Order of magnitude improvement possible without major disruption?? Moore s Law 3
4 Some Technical Details - cost versus design node There are significant trade-offs in designing a new ASIC Cost versus design node: (source: EE Times web blog, FPGA as ASIC alternative, April 21, 2014) 4
5 Some Technical Details - example trade-offs Power versus design node (one example): (source: Nick Kepler, SuVolta Corp. Rethinking the Pursuit of Moore s Law) 5
6 Some Technical Details - change in available technologies Industry as a whole is a mixed bag (source: EE Times web blog, FPGA as ASIC alternative, April 21, 2014) 6
7 Some Technical Details - finding the sweet spot Have talked with various experts to try to find sweet spot (reasonable cost and power with significant performance enhancement) From what we ve learned so far, a factor of 32 density improvement with a factor of 8 resolution improvement at the 45/40 nm node seems to be the sweet spot. Preliminary quotes: Part POWER EST NRE Parts Cost Quan Total Custom Chip (esilicon, 40nm) 18.5 W $2,275,000 $30 10,000 $2,575,000 Custom Chip (esilicon, 28nm) 17 W $3,175,000 $20 10,000 $3,375,000 Custom Chip (isine) W $2,000,000 $50 10,000 $2,500,000 Custon Chiop (STM, 40nm) 6.4/3.45 W $1,377,600 $83 10,000 $2,206,400 7
8 Some Technical Details The Big Picture and Main Thrust of the Proposal: Resolution can be enhanced by replacing custom correlator Integrated Circuit (IC) It follows that we must replace the correlator cards and everything downstream to handle more data. Provide detailed plan and costing Bandwidth can be enhanced by doubling the clock rate on most cards and hoping the backplane can handle the resulting traffic. Requires replacing cards in data path in front of correlator card. Provide road map (i.e., not as much detail!) 8
9 Some Technical Details architecture ALMA-1 ALMA-2 9
10 Some Technical Details - number of cards goes down dramatically CURRENT (4 cards per plane ) PROPOSED (1 card per plane ) 10
11 Some Technical Details - architecture and data rates 11
12 Road map to bandwidth enhancement Current chips run at 125 MHz. New chips could be designed to run at > 250 MHz This would be part of what is needed to double the correlator bandwidth. However, the front end of the correlator (Station Racks) would also need to be redesigned to make this possible. It is not clear, at this time, whether or not this is affordable We are currently testing whether or not the existing backplanes can run at 250 MHz. This would allow the upgrade to involve only changing cards and a few cables. Having to replace the motherboards would be more expensive and disruptive. 12
13 Impact on ALMA Operations Resolution enhancement is not a major perturbation to ALMA operations There are significant challenges in chip, firmware, and software design and test, but these can mostly be done off-line. No racks to rip out No change in power and clock distribution No change in cooling requirements From the hardware point of view, it s mostly a matter of swapping cards and adding some cables. 13
14 Performance Enhancements - frequency and time resolution, and sensitivity X8 enhancement in frequency resolution. Spectral resolution for every FDM mode increases by a factor of eight for integration times of 128 msec and greater. For example, from Table 2 of the correlator specification (next slide) ( Time resolution enhancement for auto and cross products And if you don t need either improved frequency or time resolution, there is still something in it for you: higher sensitivity or shorter observing times can be obtained using 4-bit x 4-bit modes and/or double Nyquist mode (95% efficiency versus 85% including the effect of the 3-bit sampler). This is equivalent to adding about 8 antennas to the array or cutting integration times down by 12%! True only for BW < 2 GHz. See comparison of modes 2 and 53 on the next slide 14
15 Mode Table Changes Mode # Number of subchannel filters Total Bandwidth Number of Spectral Points Spectral Resolution (KHz) Correlation Sampling Sensitivity (x 0.96) Current Proposed Current Proposed GHz bit x 2-bit Nyquist GHz bit x 2-bit Twice Nyquist GHz bit x 4-bit Nyquist GHz bit x 2-bit Nyquist GHz bit x 2-bit Twice Nyquist GHz bit x 4-bit Nyquist GHz bit x 4-bit Twice Nyquist MHz bit x 2-bit Nyquist MHz bit x 2-bit Twice Nyquist MHz bit x 4-bit Nyquist MHz bit x 4-bit Twice Nyquist MHz bit x 2-bit Nyquist MHz bit x 2-bit Twice Nyquist MHz bit x 4-bit Nyquist MHz bit x 4-bit Twice Nyquist MHz bit x 2-bit Nyquist MHz bit x 2-bit Twice Nyquist MHz bit x 4-bit Nyquist MHz bit x 4-bit Twice Nyquist MHz bit x 2-bit Nyquist MHz bit x 2-bit Twice Nyquist MHz bit x 4-bit Nyquist MHz bit x 4-bit Twice Nyquist MHz bit x 2-bit Twice Nyquist MHz bit x 4-bit Twice Nyquist
16 Performance Enhancements - time resolution details The current implementation has time resolution of 1 msec for auto products and 16 msec for cross-products. The addition of RAM to the correlator chip makes it possible to trade time resolution for spectral resolution on auto and cross-products, a new feature (is this useful??): Time Resolution (msec) Spectral Points (per baseband)
17 Costs, very preliminary Big ticket item is surely the cost of the first chip (NRE), ~$2.5M. But it s cheaper than buying a ton of big FPGAs which, at first seems like the obvious solution. Hardware costs in addition to ships ~ $1.25M Labor about 4 FTE-years (hardware + software) Contingency + overhead Bottom line is that it could be done with a fraction of ALMA development funds over 2 to 3 years. 17
18 Summary We are proposing to study an upgrade of the ALMA correlator. The upgrade would provide a factor of eight improvement in spectral resolution as well as improvements in time resolution. Improved spectral resolution could be traded for improved sensitivity. We will also provide a roadmap to doubling the bandwidth We have applied for an ALMA study proposal in this call. We would be interested in some feedback from the scientific community. Further reading: Enhancing the Performance of the 64-antenna ALMA Correlator (Escoffier, Lacasse, Saez, John Webber, Rodrigo Amestica, Alain Baudry) 18
19 Backup Slides 19
20 Motivation Technology has evolved Over a decade since hardware was designed Order of magnitude improvement possible without major disruption?? Moore s Law 20
21 Some Technical Details - cost versus design node There are significant trade-offs in designing a new ASIC Cost versus design node: (source: EE Times web blog, FPGA as ASIC alternative, April 21, 2014) 21
22 Some Technical Details - example trade-offs Power versus design node (one example): (source: Nick Kepler, SuVolta Corp. Rethinking the Pursuit of Moore s Law) 22
23 Some Technical Details - change in available technologies Industry as a whole is a mixed bag (source: EE Times web blog, FPGA as ASIC alternative, April 21, 2014) 23
style Click to edit Master text Click to edit Master subtitle style Rodrigo Améstica Click to edit Master text styles
Correlator DataMaster Processor Click to edit title Click to edit Master subtitle style style Click to edit Master text Rodrigo Améstica Click to edit Master text styles Atacama Large Millimeter/submillimeter
More informationALMA CORRELATOR : Added chapter number to section numbers. Placed specifications in table format. Added milestone summary.
ALMA Project Book, Chapter 10 Revision History: ALMA CORRELATOR John Webber Ray Escoffier Chuck Broadwell Joe Greenberg Alain Baudry Last revised 2001-02-07 1998-09-18: Added chapter number to section
More informationDigital Correlator and Phased Array Architectures for Upgrading ALMA Alain Baudry & Benjamin Quertier Université de Bordeaux / LAB on behalf of
Digital Correlator and Phased Array Architectures for Upgrading ALMA Alain Baudry & Benjamin Quertier Université de Bordeaux / LAB on behalf of ngcorrelator Study Team ALMA Developers Workshop, May 25th-27th,
More informationThe Correlator Control Computer
The Correlator Control Computer J Perez Atacama Large Millimeter/submillimeter Array Karl G. Jansky Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array ICT CCC Functional Overview
More informationPerformance, Power, Die Yield. CS301 Prof Szajda
Performance, Power, Die Yield CS301 Prof Szajda Administrative HW #1 assigned w Due Wednesday, 9/3 at 5:00 pm Performance Metrics (How do we compare two machines?) What to Measure? Which airplane has the
More informationThe challenges of computing at astronomical scale
Netherlands Institute for Radio Astronomy The challenges of computing at astronomical scale Chris Broekema Thursday 15th February, 2018, New Zealand SKA Forum 2018, Auckland, New Zealand ASTRON is part
More informationUp and Running Software The Development Process
Up and Running Software The Development Process Success Determination, Adaptative Processes, and a Baseline Approach About This Document: Thank you for requesting more information about Up and Running
More information2011 Signal Processing CoDR: Technology Roadmap W. Turner SPDO. 14 th April 2011
2011 Signal Processing CoDR: Technology Roadmap W. Turner SPDO 14 th April 2011 Technology Roadmap Objectives: Identify known potential technologies applicable to the SKA Provide traceable attributes of
More informationOutline Marquette University
COEN-4710 Computer Hardware Lecture 1 Computer Abstractions and Technology (Ch.1) Cristinel Ababei Department of Electrical and Computer Engineering Credits: Slides adapted primarily from presentations
More informationHow do Design a Cluster
How do Design a Cluster Dana Brunson Asst. VP for Research Cyberinfrastructure Director, Adjunct Assoc. Professor, CS & Math Depts. Oklahoma State University http://hpcc.okstate.edu It depends. -- Henry
More informationSlide Set 8. for ENCM 369 Winter 2018 Section 01. Steve Norman, PhD, PEng
Slide Set 8 for ENCM 369 Winter 2018 Section 01 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary March 2018 ENCM 369 Winter 2018 Section 01
More informationRobert Jamieson. Robs Techie PP Everything in this presentation is at your own risk!
Robert Jamieson Robs Techie PP Everything in this presentation is at your own risk! PC s Today Basic Setup Hardware pointers PCI Express How will it effect you Basic Machine Setup Set the swap space Min
More informationFPGA Technology and Industry Experience
FPGA Technology and Industry Experience Guest Lecture at HSLU, Horw (Lucerne) May 24 2012 Oliver Brndler, FPGA Design Center, Enclustra GmbH Silvio Ziegler, FPGA Design Center, Enclustra GmbH Content Enclustra
More informationContents Slide Set 9. Final Notes on Textbook Chapter 7. Outline of Slide Set 9. More about skipped sections in Chapter 7. Outline of Slide Set 9
slide 2/41 Contents Slide Set 9 for ENCM 369 Winter 2014 Lecture Section 01 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Winter Term, 2014
More information3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape
Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration
More informationWhat is this class all about?
EE141-Fall 2012 Digital Integrated Circuits Instructor: Elad Alon TuTh 11-12:30pm 247 Cory 1 What is this class all about? Introduction to digital integrated circuit design engineering Will describe models
More informationProject Overview and Status
Project Overview and Status EVLA Advisory Committee Meeting, March 19-20, 2009 Mark McKinnon EVLA Project Manager Outline Project Goals Organization Staffing Progress since last meeting Budget Contingency
More information5.11 Parallelism and Memory Hierarchy: Redundant Arrays of Inexpensive Disks 485.e1
5.11 Parallelism and Memory Hierarchy: Redundant Arrays of Inexpensive Disks 485.e1 5.11 Parallelism and Memory Hierarchy: Redundant Arrays of Inexpensive Disks Amdahl s law in Chapter 1 reminds us that
More informationAMD EPYC Empowers Single-Socket Servers
Whitepaper Sponsored by AMD May 16, 2017 This paper examines AMD EPYC, AMD s upcoming server system-on-chip (SoC). Many IT customers purchase dual-socket (2S) servers to acquire more I/O or memory capacity
More informationSKA Computing and Software
SKA Computing and Software Nick Rees 18 May 2016 Summary Introduc)on System overview Compu)ng Elements of the SKA Telescope Manager Low Frequency Aperture Array Central Signal Processor Science Data Processor
More informationELCT 501: Digital System Design
ELCT 501: Digital System Lecture 1: Introduction Dr. Mohamed Abd El Ghany, Mohamed.abdel-ghany@guc.edu.eg Administrative Rules Course components: Lecture: Thursday (fourth slot), 13:15-14:45 (H8) Office
More informationECE 471 Embedded Systems Lecture 2
ECE 471 Embedded Systems Lecture 2 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 7 September 2018 Announcements Reminder: The class notes are posted to the website. HW#1 will
More informationThe Use of LabVIEW FPGA in Accelerator Instrumentation.
The Use of LabVIEW FPGA in Accelerator Instrumentation. Willem Blokland Research Accelerator Division Spallation Neutron Source Introduction Spallation Neutron Source at Oak Ridge National Laboratory:
More informationComputing s Energy Problem:
Computing s Energy Problem: (and what we can do about it) Mark Horowitz Stanford University horowitz@ee.stanford.edu Everything Has A Computer Inside 2 The Reason is Simple: Moore s Law Made Gates Cheap
More informationVisualization & the CASA Viewer
Visualization & the Viewer Juergen Ott & the team Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Visualization Goals:
More informationCOMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. 5 th. Edition. Chapter 1. Computer Abstractions and Technology
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology The Computer Revolution Progress in computer technology Underpinned by Moore
More informationLECTURE 1. Introduction
LECTURE 1 Introduction CLASSES OF COMPUTERS When we think of a computer, most of us might first think of our laptop or maybe one of the desktop machines frequently used in the Majors Lab. Computers, however,
More informationCENG3420 Lecture 08: Memory Organization
CENG3420 Lecture 08: Memory Organization Bei Yu byu@cse.cuhk.edu.hk (Latest update: February 22, 2018) Spring 2018 1 / 48 Overview Introduction Random Access Memory (RAM) Interleaving Secondary Memory
More information7 Trends driving the Industry to Software-Defined Servers
7 Trends driving the Industry to Software-Defined Servers The Death of Moore s Law. The Birth of Software-Defined Servers It has been over 50 years since Gordon Moore saw that transistor density doubles
More informationRe-Examining Conventional Wisdom for Networks-on-Chip in the Context of FPGAs
This work was funded by NSF. We thank Xilinx for their FPGA and tool donations. We thank Bluespec for their tool donations. Re-Examining Conventional Wisdom for Networks-on-Chip in the Context of FPGAs
More informationSSD in the Enterprise August 1, 2014
CorData White Paper SSD in the Enterprise August 1, 2014 No spin is in. It s commonly reported that data is growing at a staggering rate of 30% annually. That means in just ten years, 75 Terabytes grows
More informationTHE VLBA SENSITIVITY UPGRADE
THE VLBA SENSITIVITY UPGRADE Craig Walker, NRAO Eleventh Synthesis Imaging Workshop Socorro, June 10-17, 2008 CONTEXT 2 The VLBA is based on 20 year old technology Only limited new capabilities have been
More informationMore Course Information
More Course Information Labs and lectures are both important Labs: cover more on hands-on design/tool/flow issues Lectures: important in terms of basic concepts and fundamentals Do well in labs Do well
More informationPipelines! Loránt Sjouwerman. An NSF Facility
An NSF Facility Pipelines! Loránt Sjouwerman Atacama Large Millimeter/submillimeter Array Karl G. Jansky Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Aim Radio interferometry
More informationUsing ASIC circuits. What is ASIC. ASIC examples ASIC types and selection ASIC costs ASIC purchasing Trends in IC technologies
Using ASIC circuits What is this machine? ASIC examples ASIC types and selection ASIC ASIC purchasing Trends in IC technologies 9.3.2004 Turo Piila 1 9.3.2004 Turo Piila 2 What is ASIC Floorplan and layout
More informationMicroelettronica. J. M. Rabaey, "Digital integrated circuits: a design perspective" EE141 Microelettronica
Microelettronica J. M. Rabaey, "Digital integrated circuits: a design perspective" Introduction Why is designing digital ICs different today than it was before? Will it change in future? The First Computer
More informationDr. Evaldas Stankevičius, Regulatory and Security Expert.
2018-08-23 Dr. Evaldas Stankevičius, Regulatory and Security Expert Email: evaldas.stankevicius@tele2.com 1G: purely analog system. 2G: voice and SMS. 3G: packet switching communication. 4G: enhanced mobile
More informationReNoC: A Network-on-Chip Architecture with Reconfigurable Topology
1 ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology Mikkel B. Stensgaard and Jens Sparsø Technical University of Denmark Technical University of Denmark Outline 2 Motivation ReNoC Basic
More informationWorkload Optimized Systems: The Wheel of Reincarnation. Michael Sporer, Netezza Appliance Hardware Architect 21 April 2013
Workload Optimized Systems: The Wheel of Reincarnation Michael Sporer, Netezza Appliance Hardware Architect 21 April 2013 Outline Definition Technology Minicomputers Prime Workstations Apollo Graphics
More informationBuilding a Fast, Virtualized Data Plane with Programmable Hardware. Bilal Anwer Nick Feamster
Building a Fast, Virtualized Data Plane with Programmable Hardware Bilal Anwer Nick Feamster 1 Network Virtualization Network virtualization enables many virtual networks to share the same physical network
More informationWhat is this class all about?
EE141-Fall 2007 Digital Integrated Circuits Instructor: Elad Alon TuTh 3:30-5pm 155 Donner 1 1 What is this class all about? Introduction to digital integrated circuit design engineering Will describe
More informationCOMPUTER ORGANIZATION AND DESIGN. 5 th Edition. The Hardware/Software Interface. Chapter 1. Computer Abstractions and Technology
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Classes of Computers Personal computers General purpose, variety of software
More informationAdvanced Computer Architecture
18-742 Advanced Computer Architecture Test 2 April 14, 1998 Name (please print): Instructions: DO NOT OPEN TEST UNTIL TOLD TO START YOU HAVE UNTIL 12:20 PM TO COMPLETE THIS TEST The exam is composed of
More informationNetwork Processors and their memory
Network Processors and their memory Network Processor Workshop, Madrid 2004 Nick McKeown Departments of Electrical Engineering and Computer Science, Stanford University nickm@stanford.edu http://www.stanford.edu/~nickm
More informationImpact of DFT Techniques on Wafer Probe
Impact of DFT Techniques on Wafer Probe Ron Leckie, CEO, INFRASTRUCTURE ron@infras.com Co-author: Charlie McDonald, LogicVision charlie@lvision.com The Embedded Test Company TM Agenda INFRASTRUCTURE Introduction
More informationLecture #1. Teach you how to make sure your circuit works Do you want your transistor to be the one that screws up a 1 billion transistor chip?
Instructor: Jan Rabaey EECS141 1 Introduction to digital integrated circuit design engineering Will describe models and key concepts needed to be a good digital IC designer Models allow us to reason about
More informationConcept Design of a Software Correlator for future ALMA. Jongsoo Kim Korea Astronomy and Space Science Institute
Concept Design of a Software Correlator for future ALMA Jongsoo Kim Korea Astronomy and Space Science Institute Technologies for Correlators ASIC (Application-Specific Integrated Circuit) e.g, ALMA 64-antenna
More information2000 N + N <100N. When is: Find m to minimize: (N) m. N log 2 C 1. m + C 3 + C 2. ESE534: Computer Organization. Previously. Today.
ESE534: Computer Organization Previously Day 7: February 6, 2012 Memories Arithmetic: addition, subtraction Reuse: pipelining bit-serial (vectorization) Area/Time Tradeoffs Latency and Throughput 1 2 Today
More informationAdvanced Multi-Beam Spect rom et er for t he GBT
Advanced Multi-Beam Spect rom et er for t he Conceptual Software Design Amy Shelton, Patrick Brandt, Bob Garwood, Joe Masters, Mark Whitehead NRAO and U.C. Berkeley Joint Conceptual Design Review January
More informationReminder. Course project team forming deadline. Course project ideas. Friday 9/8 11:59pm You will be randomly assigned to a team after the deadline
Reminder Course project team forming deadline Friday 9/8 11:59pm You will be randomly assigned to a team after the deadline Course project ideas If you have difficulty in finding team mates, send your
More informationHISTORY OF MICROPROCESSORS
HISTORY OF MICROPROCESSORS CONTENTS Introduction 4-Bit Microprocessors 8-Bit Microprocessors 16-Bit Microprocessors 1 32-Bit Microprocessors 64-Bit Microprocessors 2 INTRODUCTION Fairchild Semiconductors
More informationCIT 668: System Architecture. Scalability
CIT 668: System Architecture Scalability 1. Scales 2. Types of Growth 3. Vertical Scaling 4. Horizontal Scaling 5. n-tier Architectures 6. Example: Wikipedia 7. Capacity Planning Topics What is Scalability
More informationDisruptive Innovation in ethernet switching
Disruptive Innovation in ethernet switching Lincoln Dale Principal Engineer, Arista Networks ltd@aristanetworks.com AusNOG 2012 Ethernet switches have had a pretty boring existence. The odd speed increase
More informationEITF35: Introduction to Structured VLSI Design
EITF35: Introduction to Structured VLSI Design Part 1.1.2: Introduction (Digital VLSI Systems) Liang Liu liang.liu@eit.lth.se 1 Outline Why Digital? History & Roadmap Device Technology & Platforms System
More informationSoft processors as a prospective platform of the future
Procedia Computer Science Volume 88, 2016, Pages 294 299 7th Annual International Conference on Biologically Inspired Cognitive Architectures, BICA 2016 Soft processors as a prospective platform of the
More informationEmbedded System Design
Embedded System Design p. 1/2 Embedded System Design Prof. Stephen A. Edwards sedwards@cs.columbia.edu NCTU, Summer 2005 Spot the Computer Embedded System Design p. 2/2 Embedded System Design p. 3/2 Hidden
More informationWhat You Need to Know When Buying a New Computer JackaboutComputers.com
If it s been a while since you bought your last computer, you could probably use a quick refresher on what you need to know to make a good purchase. Computers today are a much larger part of our life than
More informationChapter 1. Introduction
Chapter 1 Introduction In a packet-switched network, packets are buffered when they cannot be processed or transmitted at the rate they arrive. There are three main reasons that a router, with generic
More informationYou Probably DO Need RAC
You Probably DO Need RAC Delivered by: Matthew Zito, Chief Scientist 156 5th Avenue Penthouse New York, NY 10010 P: 646.452.4100 www.gridapp.com Introduction Who I Am Basics of Clustering and RAC The Value
More informationECE331: Hardware Organization and Design
ECE331: Hardware Organization and Design Lecture 19: Verilog and Processor Performance Adapted from Computer Organization and Design, Patterson & Hennessy, UCB Verilog Basics Hardware description language
More informationShared Risk Observing
Shared Risk Observing EVLA Advisory Committee Meeting, March 19-20, 2009 Claire Chandler Deputy AD for Science, NM Ops Motivation Early science: Want to get EVLA science capabilities i into the hands of
More information"On the Capability and Achievable Performance of FPGAs for HPC Applications"
"On the Capability and Achievable Performance of FPGAs for HPC Applications" Wim Vanderbauwhede School of Computing Science, University of Glasgow, UK Or in other words "How Fast Can Those FPGA Thingies
More informationComputer Architecture Review. ICS332 - Spring 2016 Operating Systems
Computer Architecture Review ICS332 - Spring 2016 Operating Systems ENIAC (1946) Electronic Numerical Integrator and Calculator Stored-Program Computer (instead of Fixed-Program) Vacuum tubes, punch cards
More informationLecture 23. Finish-up buses Storage
Lecture 23 Finish-up buses Storage 1 Example Bus Problems, cont. 2) Assume the following system: A CPU and memory share a 32-bit bus running at 100MHz. The memory needs 50ns to access a 64-bit value from
More informationAn Introduction to Business Disaster Recovery
An Introduction to Business Disaster Recovery Martin Hynes - Commercial Director Sounds scary right? When the words disaster and recovery are mentioned our primal survival instincts kick in. Business Disaster
More informationEVLA Correlator P. Dewdney Dominion Radio Astrophysical Observatory Herzberg Institute of Astrophysics
EVLA Correlator Dominion Radio Astrophysical Observatory Herzberg Institute of Astrophysics National Research Council Canada National Research Council Canada Conseil national de recherches Canada Outline
More informationFast Flexible FPGA-Tuned Networks-on-Chip
This work was funded by NSF. We thank Xilinx for their FPGA and tool donations. We thank Bluespec for their tool donations. Fast Flexible FPGA-Tuned Networks-on-Chip Michael K. Papamichael, James C. Hoe
More informationECE 747 Digital Signal Processing Architecture. DSP Implementation Architectures
ECE 747 Digital Signal Processing Architecture DSP Implementation Architectures Spring 2006 W. Rhett Davis NC State University W. Rhett Davis NC State University ECE 406 Spring 2006 Slide 1 My Goal Challenge
More informationALMA Antenna responses in CASA imaging
ALMA Antenna responses in CASA imaging Dirk Petry (ESO), December 2012 Outline Motivation ALBiUS/ESO work on CASA responses infrastructure and ALMA beam library First test results 1 Motivation ALMA covers
More informationFindings on MDI Return Loss Measurement GITESH BHAGWAT SANTA BARBARA DESIGN CENTER
Findings on MDI Return Loss Measurement GITESH BHAGWAT SANTA BARBARA DESIGN CENTER 1 Supporters Eric DiBiaso (TE Connectivity) Bin Lin (TE Connectivity) Kurt Smith (Coilcraft) 2 Presentation Outline MDI
More informationFCOE MULTI-HOP; DO YOU CARE?
FCOE MULTI-HOP; DO YOU CARE? There is a lot of discussion in the industry around FCoE s current capabilities, and specifically around the ability to perform multi-hop transmission of FCoE frames and the
More informationLecture 17 Introduction to Memory Hierarchies" Why it s important " Fundamental lesson(s)" Suggested reading:" (HP Chapter
Processor components" Multicore processors and programming" Processor comparison" vs." Lecture 17 Introduction to Memory Hierarchies" CSE 30321" Suggested reading:" (HP Chapter 5.1-5.2)" Writing more "
More informationCAD for VLSI. Debdeep Mukhopadhyay IIT Madras
CAD for VLSI Debdeep Mukhopadhyay IIT Madras Tentative Syllabus Overall perspective of VLSI Design MOS switch and CMOS, MOS based logic design, the CMOS logic styles, Pass Transistors Introduction to Verilog
More informationAn FPGA Architecture Supporting Dynamically-Controlled Power Gating
An FPGA Architecture Supporting Dynamically-Controlled Power Gating Altera Corporation March 16 th, 2012 Assem Bsoul and Steve Wilton {absoul, stevew}@ece.ubc.ca System-on-Chip Research Group Department
More informationAPPLICATION NOTE. Application note about SMT702_SMT712 System: 2-Ghz Platform. SMT702 and SMT712 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD.
Application note about SMT702_SMT712 System: 2-Ghz Platform SMT702 and SMT712 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD. Date Comments / Changes Author Revision 12/03/10 Original Document completed PhSR 1
More informationAsynchronous on-chip Communication: Explorations on the Intel PXA27x Peripheral Bus
Asynchronous on-chip Communication: Explorations on the Intel PXA27x Peripheral Bus Andrew M. Scott, Mark E. Schuelein, Marly Roncken, Jin-Jer Hwan John Bainbridge, John R. Mawer, David L. Jackson, Andrew
More informationEE586 VLSI Design. Partha Pande School of EECS Washington State University
EE586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 1 (Introduction) Why is designing digital ICs different today than it was before? Will it change in
More informationAMD Disaggregates the Server, Defines New Hyperscale Building Block
AMD Disaggregates the Server, Defines New Hyperscale Building Block Fabric Based Architecture Enables Next Generation Data Center Optimization Executive Summary AMD SeaMicro s disaggregated server enables
More informationModule 18: "TLP on Chip: HT/SMT and CMP" Lecture 39: "Simultaneous Multithreading and Chip-multiprocessing" TLP on Chip: HT/SMT and CMP SMT
TLP on Chip: HT/SMT and CMP SMT Multi-threading Problems of SMT CMP Why CMP? Moore s law Power consumption? Clustered arch. ABCs of CMP Shared cache design Hierarchical MP file:///e /parallel_com_arch/lecture39/39_1.htm[6/13/2012
More informationMulti-Screen Computer Buyers Guide. // //
www.multiplemonitors.co.uk // Sales@MultipleMonitors.co.uk // 0845 508 53 77 CPU / Processors CPU s or processors are the heart of any computer system, they are the main chips which carry out instructions
More informationCENG4480 Lecture 09: Memory 1
CENG4480 Lecture 09: Memory 1 Bei Yu byu@cse.cuhk.edu.hk (Latest update: November 8, 2017) Fall 2017 1 / 37 Overview Introduction Memory Principle Random Access Memory (RAM) Non-Volatile Memory Conclusion
More informationQUALCOMM: Company Overview and Opportunities for Students and Collaboration. Junyi Li Vice President of Technology QUALCOMM
QUALCOMM: Company Overview and Opportunities for Students and Collaboration Junyi Li Vice President of Technology QUALCOMM April 14, 2008 Outline 1. General background on Qualcomm 2. Research and Development
More informationFrom Complicated to Simple with Single-Chip Silicon Clock Generation
WHITE PAPER From Complicated to Simple with Single-Chip Silicon Clock Generation Tyler Bailey and Jamileh Davoudi Applications Engineer, Zarlink Semiconductor As published by EEtimes Asia, April 2007 1
More informationPC I/O. May 7, Howard Huang 1
PC I/O Today wraps up the I/O material with a little bit about PC I/O systems. Internal buses like PCI and ISA are critical. External buses like USB and Firewire are becoming more important. Today also
More informationMICRO DIGITAL: TECHNICAL CRITERIA FOR MAKING THE RTOS CHOICE
MICRO DIGITAL: TECHNICAL CRITERIA FOR MAKING THE RTOS CHOICE 15 December 2008: Technical Criteria for Making the RTOS Choice INTERVIEWEE. RALPH MOORE PRESIDENT TEL. 714 427 7333 EMAIL. RALPHM@SMXRTOS.COM
More informationThe Impact of Optics on HPC System Interconnects
The Impact of Optics on HPC System Interconnects Mike Parker and Steve Scott Hot Interconnects 2009 Manhattan, NYC Will cost-effective optics fundamentally change the landscape of networking? Yes. Changes
More informationNetworking for a dynamic infrastructure: getting it right.
IBM Global Technology Services Networking for a dynamic infrastructure: getting it right. A guide for realizing the full potential of virtualization June 2009 Executive summary June 2009 Networking for
More informationComputer Performance
Computer Performance Microprocessor At the centre of all modern personal computers is one, or more, microprocessors. The microprocessor is the chip that contains the CPU, Cache Memory (RAM), and connects
More informationAn Architecture for Future Configurable Millimeter Wave Networks. Hang Liu
An Architecture for Future Configurable Millimeter Wave Networks Hang Liu Outline Motivation and Industrial Relevance Project Objectives Approach and Previous Results Future Work Outcome and Impact [2]
More informationPUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES
PUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES Greg Hankins APRICOT 2012 2012 Brocade Communications Systems, Inc. 2012/02/28 Lookup Capacity and Forwarding
More informationSoftware Defined Networking
Software Defined Networking 1 2 Software Defined Networking Middlebox Switch Controller Switch Switch Server Server Server Server Standardization: switches support a vendor-agnostic, open API Off-device
More informationCMS FPGA Based Tracklet Approach for L1 Track Finding
CMS FPGA Based Tracklet Approach for L1 Track Finding Anders Ryd (Cornell University) On behalf of the CMS Tracklet Group Presented at AWLC June 29, 2017 Anders Ryd Cornell University FPGA Based L1 Tracking
More informationECE 637 Integrated VLSI Circuits. Introduction. Introduction EE141
ECE 637 Integrated VLSI Circuits Introduction EE141 1 Introduction Course Details Instructor Mohab Anis; manis@vlsi.uwaterloo.ca Text Digital Integrated Circuits, Jan Rabaey, Prentice Hall, 2 nd edition
More informationThe Computer Revolution. Classes of Computers. Chapter 1
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface 5 th Edition 1 Chapter 1 Computer Abstractions and Technology 1 The Computer Revolution Progress in computer technology Underpinned by Moore
More informationSEE Tolerant Self-Calibrating Simple Fractional-N PLL
SEE Tolerant Self-Calibrating Simple Fractional-N PLL Robert L. Shuler, Avionic Systems Division, NASA Johnson Space Center, Houston, TX 77058 Li Chen, Department of Electrical Engineering, University
More informationESE (ESE534): Computer Organization. Today. Soft Errors. Soft Error Effects. Induced Soft Errors. Day 26: April 18, 2007 Et Cetera
ESE680-002 (ESE534): Computer Organization Day 26: April 18, 2007 Et Cetera 1 Today Soft Error Data Energy and Faults Defect Tolerance and FPGAs Big Picture Review this Course Things we didn t talk about
More informationComputer Architecture. Fall Dongkun Shin, SKKU
Computer Architecture Fall 2018 1 Syllabus Instructors: Dongkun Shin Office : Room 85470 E-mail : dongkun@skku.edu Office Hours: Wed. 15:00-17:30 or by appointment Lecture notes nyx.skku.ac.kr Courses
More informationNanoScale Storage Systems Inc.
NanoScale Storage Systems Inc. NanoTechnology for Hard Disk Drives Joe Straub 7100 Nanjemoy CT Falls Church VA 22046-3851 Phone: +1-703-241-0882 FAX: +1-703-241-0735 E-mail: joseph.straub@verizon.net Presented
More information(Refer Slide Time: 00:01:30)
Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 32 Design using Programmable Logic Devices (Refer Slide Time: 00:01:30)
More informationPlease view notes for further information on later slides
Please view notes for further information on later slides 1 2 Mobile telecoms planning is driven primarily by coverage of population and secondarily by coverage of geographic area, often with reference
More information