White Paper. The advantages of using a combination of DSP s and FPGA s. Version: 1.0. Author: Louis N. Bélanger. Date: May, 2004.
|
|
- Gervais McDaniel
- 5 years ago
- Views:
Transcription
1 White Paper The advantages of using a combination of DSP s and FPGA s Version: 1.0 Author: Louis N. Bélanger Date: May, 2004 Lyrtech Inc
2 The advantages of using a combination of DSP s and FPGA s DSP and FPGA are complementary solutions that provide best-of-both-world processing approaches for high performance real time signal processing systems, and allow designers to capitalize on two complementary technologies where they are best suited. Programmable DSPs are the classic answer to real time signal processing. They offer high-speed, real-time processing performance, low unit power consumption and affordable unit prices. Software programmability also makes them very flexible. FPGAs are increasingly used in real time signal processing. They offer very high performance (parallel processing), flexibility through programmable hardware and affordable cost for complementary functions. Complementary Solution FPGAs typically complement programmable DSPs in high-performance real-time systems in one or more of the following ways: Performance acceleration in the signal processing System logic muxing and consolidation New peripheral or bus interface implementation Why having an FPGA and DSP mixed development environment DSP and FPGA are two different methods used for signal processing. Both technologies are good depending on the processing requirement. For example, there are many high sampling rate applications that an FPGA does easily, while the DSP, generally speaking, is more oriented toward lower sampling rates. On the other hand, many complex software problems cannot be addressed by a FPGA. In many applications, the IDEAL SYSTEM design is to split work between FPGAs and DSPs. With a strong background in both FPGA and DSP technologies, Lyrtech is a pioneer and the industry leader in developing such platforms. By combining industry-leading DSP and FPGA chips - along with a wide variety of addon, high-speed data acquisition modules - in a single, tightly integrated pipelined architecture, Lyrtech's systems make it possible to simplify designers' tasks. Dataintensive, repetitive signal processing functions (e.g., filters, FFTs, intense memory access, etc.) can thus be implemented in the beginning of the processing pipeline within 2
3 an FPGA while the DSP remains free for Code/Math-intensive signal processing functions, or the intelligent core of the application (e.g., compression, encryption, etc.). The DSP is typically a floating-point device (which can also run in fixed-point, if needed) which can also run 'non-optimized' DSP blocks and/or test functions such as described previously. A very efficient DSP/FPGA interface (which uses F-DMA mechanisms) allows, for example, to transfer high-speed test signals between the DSP and FPGA. Moreover, Lyrtech offer best-of-class support for system-level design tools that allow blockdiagram based design and code generation. If the customer does not wish to use such an approach, it is also possible to program the DSP using a low-level approach. Note also that it is also fully possible to program the FPGA as well using direct VHDL tools. Also, system-level System Generator FPGA designs, which might include Xilinx macros, can then be modified and edited in order to test and develop in-house macros that could be used in an SOC design project Input signal Data-Intensive Signal Processing Code-Intensive Signal Processing The ideal and complentary FPGA-DSP processing chain I don t need the DSP on your board In some cases, customers are looking for FPGA-only development, and feel the DSP on our board is not necessary. We usually answer: not a problem: our board can act as an FPGA-only board. But please read on the following example cases. In a specific case, the customer was working on a communication system for video, audio and data and looking for a tool allowing to develop VHDL code from Matlab/Simulink. Our proposed platform, which included audio, video (Pal/NTSC) and IF (65 MHz) I/O and an FPGA that can be targeted from within System Generator was the SignalWAVe. The customer wished to concentrate on FPGA design, and DSP design was auxiliary. In this context, our platform allows to generate FPGA designs that contains System Generator designed VHDL processing; such designs can be real-time clocked, or non-real time co-verified (under the Host control). The DSP, then, acts more like a realtime monitoring device. It can also run DSP auxiliary processes that can analyze data calculated in the FPGA. 3
4 DSP/FPGA design for specific field of applications The benefits of a DSP/FPGA architecture finds theirs way in a multitude of application fields, from wireless to video processing, and even audio and control systems. 1. Wireless Application: (image DSP-FPGA wireless du SDR bundle) In the wireless application area, our Signal Master platforms combine conventional DSPs and FPGAs with system-level tools to provide one of the most advanced and flexible wireless & SDR (Software-Defined Radio) platform on the market, where the FPGA acts as co-processor to the DSP to provide performance head room. 2. SDR Applications: Our fully programmable SDR solutions are turn-key solutions demonstrating IF (Intermediate Frequency) processing in the FPGA for agile downsampling and frequency translation and base band processing in the DSP - allowing the use of mainstream C-based DSP software all programmed from within the Simulink systemlevel environment in real-time. See our material on a SSB (Single-Side Band) radio entirely programmed in system-level on our DSP/FPGA platforms. This demo was a joint project with The MathWorks. 3. Smart Antenna (or MIMO : Multiple Inputs, Multiple Outputs) Applications: FPGA-processing in array antennas can be used in the context of evaluating DOA (Direction of Arrival) algorithms as well as beam-forming, space-time processing, etc.. DOA algorithms are a basic function of array antennas while allowing estimating the angular direction of the other transmitting system. This value is used by background processes (that can run on the DSP) to perform localization of terminals and beamform the antennas pattern in order to point electronically and have maximum gain in the direction of the other system, which can be mobile. Continual evaluation of the DOA then allows tracking the mobile. See our material and user stories to know how Lyrtech development systems are used by world-class organizations developing Smart Antennas and MIMO systems. 4. Video: New generation FPGA are a top contender for high rate video processing. The Signal Master, with its family of analog and digital video boards directly connected to the FPGA and their system-level capability, allows to effectively implement FPGA and Simulink 4
5 designed video processes, and represents a unique video processing development platform. The very high processing throughput of FPGA based processing is thus harnessed and made available to advanced video developers. A video processing bundle comes along with an FPGA video-processing framework that handles the video data streams, including SDRAM buffering, line and block processing, etc., while these processes can be directly translated from Simulink models. More complex video understanding background processes run on the DSP. Also, numerous off-the-shelf C language DSP video processing libraries can be executed on the DSP, in which intensive processes sections will be ported on the FPGA. 5. Audio: The system allows the use of a GPIO-Audio board that brings the total number of inputs to 8 and outputs to 24. With such multi-channel systems, advanced immersive audio & 3-D surround can be developed, seldom with the use of the FPGA for as a co-processor for multi-channel processing such as real-time FFT analysis. Moreover, the design flow can integrate Simulink and Matlab. Advanced high-rate (above KHz) audio processes can thus be prototyped and throughfully validated. 6. VoIP Application: With the Virtex-II Pro FPGA (that includes PowerPC cores), a high-density (100 channels and more) DSP-FPGA VoIP system designer could integrate the following elements in the FPGA : - high-rate DSP functions to offload the DSPs - Network protocols with the embedded PowerPC - Communications controller for the network interface - Memory and bus interface controllers - Interface to the PCM serial data streams to offload the DSPs The software design of such a system has less restrictions than the classical approach, where the hardware would dictate how the software must be implemented. With an FPGA oriented solution, the hardware can be adapted to the requirements of the software designers. 7. Control/Industrial Application: The traditional control processing paradox of relatively slow control loops (by comparison to fields such as audio and wireless) and fast transient processing poses challenges to control system engineers. In this context, partitioned architecture where 5
6 an FPGA is combined to a mainstream GPP or DSP becomes a very interesting and effective solution. In one typical application, for example, a very high-rate (75 MHz) FPGA-based neural network robotic control system was developed using the DSP-FPGA architecture, providing a very effective solution only capable with this architecture. Conclusion The combination of DSPs and FPGAs provides to developer the ideal combination of classical DSP-based processing and very high-performance FPGA-based processing. At the same time, challenges in integrating these very different devices are addressed using system level tools. This combination can be applied very effectively to variety of signal processing fields. The Signal Master then, with its designed-in DSP-FPGA architecture, industry leading system level integration and application oriented demo and capabilities, is the ideal DSP/FPGA development platform on the market for demanding DSP system developers. 6
7 TI-XIlinx stuff FPGAs (in most cases) are a complementary, and not a competitive, solution to programmable DSPs in high performance real time signal processing systems. The TI DSP and Xilinx FPGA will allow designers to capitalize on two complementary technologies where they are best suited. Here is how TI and Xilinx are Partnering in the Market Place: Programmable DSPs are the classic answer to real time signal processing. They offer high-speed, real-time processing performance, low unit power consumption and affordable unit prices. Software programmability also makes them very flexible. FPGAs are increasingly used in real time signal processing. They offer very high performance (parallel processing), flexibility through programmable hardware and affordable cost for complementary functions. Complementary Solution FPGAs typically complement programmable DSPs in highperformance real-time systems in one or more of the following ways: System logic muxing and consolidation New peripheral or bus interface implementation Performance acceleration in the signal processing 7
Digital signal processing (DSP) customers solutions
Digital signal processing (DSP) customers solutions Version: 2.0 Date: April 2004 Lyrtech Inc Lyrtech Commitments and capabilities Digital signal processing (DSP) runs the engines of today s technology.
More informationDesigning and Prototyping Digital Systems on SoC FPGA The MathWorks, Inc. 1
Designing and Prototyping Digital Systems on SoC FPGA Hitu Sharma Application Engineer Vinod Thomas Sr. Training Engineer 2015 The MathWorks, Inc. 1 What is an SoC FPGA? A typical SoC consists of- A microcontroller,
More informationReconfigurable VLSI Communication Processor Architectures
Reconfigurable VLSI Communication Processor Architectures Joseph R. Cavallaro Center for Multimedia Communication www.cmc.rice.edu Department of Electrical and Computer Engineering Rice University, Houston
More informationMATLAB/Simulink 기반의프로그래머블 SoC 설계및검증
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 이웅재부장 Application Engineering Group 2014 The MathWorks, Inc. 1 Agenda Introduction ZYNQ Design Process Model-Based Design Workflow Prototyping and Verification Processor
More information[Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개
[Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개 정승혁과장 Senior Application Engineer MathWorks Korea 2015 The MathWorks, Inc. 1 Outline When FPGA, ASIC, or System-on-Chip (SoC) hardware is needed Hardware
More informationModel-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany
Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1 Agenda Model-Based Design of embedded Systems Software Implementation
More informationSimplify System Complexity
1 2 Simplify System Complexity With the new high-performance CompactRIO controller Arun Veeramani Senior Program Manager National Instruments NI CompactRIO The Worlds Only Software Designed Controller
More informationThe S6000 Family of Processors
The S6000 Family of Processors Today s Design Challenges The advent of software configurable processors In recent years, the widespread adoption of digital technologies has revolutionized the way in which
More informationAccelerating FPGA/ASIC Design and Verification
Accelerating FPGA/ASIC Design and Verification Tabrez Khan Senior Application Engineer Vidya Viswanathan Application Engineer 2015 The MathWorks, Inc. 1 Agenda Challeges with Traditional Implementation
More informationDSP Co-Processing in FPGAs: Embedding High-Performance, Low-Cost DSP Functions
White Paper: Spartan-3 FPGAs WP212 (v1.0) March 18, 2004 DSP Co-Processing in FPGAs: Embedding High-Performance, Low-Cost DSP Functions By: Steve Zack, Signal Processing Engineer Suhel Dhanani, Senior
More informationAvnet Speedway Design Workshop
Accelerating Your Success Avnet Speedway Design Workshop Lecture 6: Summary V10_1_2_0 Avnet SpeedWay Workshops Model-Based Design Flow Develop Executable Spec in Simulink Design Exploration for Targeting
More informationModel-Based Design for Altera FPGAs Using HDL Code Generation The MathWorks, Inc. 1
Model-Based Design for Altera FPGAs Using HDL Code Generation Z 2011 The MathWorks, Inc. 1 Separate Views of DSP Implementation System Designer FPGA Designer Algorithm Design System Test Bench RTL Design
More informationReminder. Course project team forming deadline. Course project ideas. Friday 9/8 11:59pm You will be randomly assigned to a team after the deadline
Reminder Course project team forming deadline Friday 9/8 11:59pm You will be randomly assigned to a team after the deadline Course project ideas If you have difficulty in finding team mates, send your
More informationDesigning and Targeting Video Processing Subsystems for Hardware
1 Designing and Targeting Video Processing Subsystems for Hardware 정승혁과장 Senior Application Engineer MathWorks Korea 2017 The MathWorks, Inc. 2 Pixel-stream Frame-based Process : From Algorithm to Hardware
More informationCPU offloading using SoC fabric Avnet Silica & Enclustra Seminar Getting started with Xilinx Zynq SoC Fribourg, April 26, 2017
1 2 3 Introduction The next few slides give a short introduction of what CPU offloading is and how it can help improving system performance. 4 What is Offloading? Offloading means taking load from one
More informationIntegrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top
More informationField Programmable Gate Array (FPGA) Devices
Field Programmable Gate Array (FPGA) Devices 1 Contents Altera FPGAs and CPLDs CPLDs FPGAs with embedded processors ACEX FPGAs Cyclone I,II FPGAs APEX FPGAs Stratix FPGAs Stratix II,III FPGAs Xilinx FPGAs
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationHardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC
More informationDesign and Verify Embedded Signal Processing Systems Using MATLAB and Simulink
Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink Giorgia Zucchelli, Application Engineer, MathWorks 17 January 2011, Technical University Eindhoven 1 Agenda Introduction to
More informationSimplify System Complexity
Simplify System Complexity With the new high-performance CompactRIO controller Fanie Coetzer Field Sales Engineer Northern South Africa 2 3 New control system CompactPCI MMI/Sequencing/Logging FieldPoint
More informationTable 1: Example Implementation Statistics for Xilinx FPGAs
logijpge Motion JPEG Encoder January 10 th, 2018 Data Sheet Version: v1.0 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail: support@logicbricks.com
More informationHardware and Software Co-Design for Motor Control Applications
Hardware and Software Co-Design for Motor Control Applications Jonas Rutström Application Engineering 2015 The MathWorks, Inc. 1 Masterclass vs. Presentation? 2 What s a SoC? 3 What s a SoC? When we refer
More information2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 웨어러블디바이스의신호분석 Senior Application Engineer 김종남 2015 The MathWorks, Inc. 2 Agenda Internet Of Things Signal Analytics and Classification : On data from wareable and mobile device
More informationCover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
More informationDeveloping a Data Driven System for Computational Neuroscience
Developing a Data Driven System for Computational Neuroscience Ross Snider and Yongming Zhu Montana State University, Bozeman MT 59717, USA Abstract. A data driven system implies the need to integrate
More informationCover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
More informationSimulation, prototyping and verification of standards-based wireless communications
Simulation, prototyping and verification of standards-based wireless communications Colin McGuire, Neil MacEwen 2015 The MathWorks, Inc. 1 Real Time LTE Cell Scanner with MATLAB and Simulink 2 Real time
More informationSession: Configurable Systems. Tailored SoC building using reconfigurable IP blocks
IP 08 Session: Configurable Systems Tailored SoC building using reconfigurable IP blocks Lodewijk T. Smit, Gerard K. Rauwerda, Jochem H. Rutgers, Maciej Portalski and Reinier Kuipers Recore Systems www.recoresystems.com
More informationFull Linux on FPGA. Sven Gregori
Full Linux on FPGA Sven Gregori Enclustra GmbH FPGA Design Center Founded in 2004 7 engineers Located in the Technopark of Zurich FPGA-Vendor independent Covering all topics
More informationDeveloping and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors
Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors Paul Ekas, DSP Engineering, Altera Corp. pekas@altera.com, Tel: (408) 544-8388, Fax: (408) 544-6424 Altera Corp., 101
More informationAn introduction to Digital Signal Processors (DSP) Using the C55xx family
An introduction to Digital Signal Processors (DSP) Using the C55xx family Group status (~2 minutes each) 5 groups stand up What processor(s) you are using Wireless? If so, what technologies/chips are you
More informationNew! New! New! New! New!
New! New! New! New! New! Models 72664, Model 74664 Model 73664 General Information Models 72664, are members of the Cobalt family of high-performance CompactPCI s based on the Xilinx Virtex-6 FPGA. They
More informationThird Genera+on USRP Devices and the RF Network- On- Chip. Leif Johansson Market Development RF, Comm and SDR
Third Genera+on USRP Devices and the RF Network- On- Chip Leif Johansson Market Development RF, Comm and SDR About Ettus Research Leader in soeware defined radio and signals intelligence Maker of USRP
More informationUWB PMC/XMC I/O Module
UWB PMC/XMC I/O Module 2 Ch. Ultra-Wide-Band Receiver 25 MSPS A/Ds Large FPGA for User Code Deep memory Features Two LTC222-2, 2-bit 25MSPS converters 3MHz analog input bandwidth Support for undersampling
More informationIntroduction to Field Programmable Gate Arrays
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May 9 June 2007 Javier Serrano, CERN AB-CO-HT Outline Historical introduction.
More informationDesign and Verify Embedded Signal Processing Systems Using MATLAB and Simulink
Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink Giorgia Zucchelli, Application Engineer, MathWorks 10 January 2013, Technical University Eindhoven 2013 The MathWorks, Inc.
More informationModeling a 4G LTE System in MATLAB
Modeling a 4G LTE System in MATLAB Part 3: Path to implementation (C and HDL) Houman Zarrinkoub PhD. Signal Processing Product Manager MathWorks houmanz@mathworks.com 2011 The MathWorks, Inc. 1 LTE Downlink
More informationPicoSDR goes GNU Radio. Tristan Martin Jan 2013
Tristan Martin Jan 2013 Table of content Model Based Design tool for FPGA Development (MBDK) Model Based Design tool for host development (GNU Radio) PicoSDR : High End MIMO RF frontend for GNU Radio Radio420M
More informationSystem-on Solution from Altera and Xilinx
System-on on-a-programmable-chip Solution from Altera and Xilinx Xun Yang VLSI CAD Lab, Computer Science Department, UCLA FPGAs with Embedded Microprocessors Combination of embedded processors and programmable
More informationFPGAs Provide Reconfigurable DSP Solutions
FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors
More informationSDACCEL DEVELOPMENT ENVIRONMENT. The Xilinx SDAccel Development Environment. Bringing The Best Performance/Watt to the Data Center
SDAccel Environment The Xilinx SDAccel Development Environment Bringing The Best Performance/Watt to the Data Center Introduction Data center operators constantly seek more server performance. Currently
More informationOptimize DSP Designs and Code using Fixed-Point Designer
Optimize DSP Designs and Code using Fixed-Point Designer MathWorks Korea 이웅재부장 Senior Application Engineer 2013 The MathWorks, Inc. 1 Agenda Fixed-point concepts Introducing Fixed-Point Designer Overview
More informationEmploying Multi-FPGA Debug Techniques
Employing Multi-FPGA Debug Techniques White Paper Traditional FPGA Debugging Methods Debugging in FPGAs has been difficult since day one. Unlike simulation where designers can see any signal at any time,
More informationModelling and Simulation Made Easy with Simulink Tiffany Liang Application Engineer MathWorks
Modelling and Simulation Made Easy with Simulink Tiffany Liang Application Engineer MathWorks 2015 The MathWorks, Inc. 1 What will you learn in this presentation? For those who are not familiar with Simulink
More informationMassively Parallel Processor Breadboarding (MPPB)
Massively Parallel Processor Breadboarding (MPPB) 28 August 2012 Final Presentation TRP study 21986 Gerard Rauwerda CTO, Recore Systems Gerard.Rauwerda@RecoreSystems.com Recore Systems BV P.O. Box 77,
More informationNEW APPROACHES TO HARDWARE ACCELERATION USING ULTRA LOW DENSITY FPGAs
NEW APPROACHES TO HARDWARE ACCELERATION USING ULTRA LOW DENSITY FPGAs August 2013 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationInterfacing a High Speed Crypto Accelerator to an Embedded CPU
Interfacing a High Speed Crypto Accelerator to an Embedded CPU Alireza Hodjat ahodjat @ee.ucla.edu Electrical Engineering Department University of California, Los Angeles Ingrid Verbauwhede ingrid @ee.ucla.edu
More informationEEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction
More informationDesign and Implementation of MP3 Player Based on FPGA Dezheng Sun
Applied Mechanics and Materials Online: 2013-10-31 ISSN: 1662-7482, Vol. 443, pp 746-749 doi:10.4028/www.scientific.net/amm.443.746 2014 Trans Tech Publications, Switzerland Design and Implementation of
More informationD Demonstration of disturbance recording functions for PQ monitoring
D6.3.7. Demonstration of disturbance recording functions for PQ monitoring Final Report March, 2013 M.Sc. Bashir Ahmed Siddiqui Dr. Pertti Pakonen 1. Introduction The OMAP-L138 C6-Integra DSP+ARM processor
More informationRiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner
RiceNIC Prototyping Network Interfaces Jeffrey Shafer Scott Rixner RiceNIC Overview Gigabit Ethernet Network Interface Card RiceNIC - Prototyping Network Interfaces 2 RiceNIC Overview Reconfigurable and
More informationAn FPGA based rapid prototyping platform for wavelet coprocessors
An FPGA based rapid prototyping platform for wavelet coprocessors Alonzo Vera a, Uwe Meyer-Baese b and Marios Pattichis a a University of New Mexico, ECE Dept., Albuquerque, NM87131 b FAMU-FSU, ECE Dept.,
More informationWireless Technology and Market Trends
Wireless Technology and Market Trends Curtis Schmidek Vice President of Marketing 2 0 1 1 L i t e P o i n t, A T e r a d yn e C o m p a n y. Al l r i g h t s r e s e r v e d. L i t e P o i n t C o n f
More informationClassification of Semiconductor LSI
Classification of Semiconductor LSI 1. Logic LSI: ASIC: Application Specific LSI (you have to develop. HIGH COST!) For only mass production. ASSP: Application Specific Standard Product (you can buy. Low
More informationReminder. Course project team forming deadline. Course project ideas. Next milestone
Reminder Course project team forming deadline Thursday 9/6 11:59pm You will be randomly assigned to a team after the deadline Course project ideas If you have difficulty in finding team mates, send your
More informationA SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN
A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN Xiaoying Li 1 Fuming Sun 2 Enhua Wu 1, 3 1 University of Macau, Macao, China 2 University of Science and Technology Beijing, Beijing, China
More informationIntro to System Generator. Objectives. After completing this module, you will be able to:
Intro to System Generator This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Explain why there is a need for an integrated
More informationChapter 5. Introduction ARM Cortex series
Chapter 5 Introduction ARM Cortex series 5.1 ARM Cortex series variants 5.2 ARM Cortex A series 5.3 ARM Cortex R series 5.4 ARM Cortex M series 5.5 Comparison of Cortex M series with 8/16 bit MCUs 51 5.1
More informationUSRP 5G Product Update
USRP 5G Product Update Tom Tsou Ettus Research 5th OAI Workshop, Beijing China June 22, 2018 ni.com Agenda USRP product update Application to 5G-NR Feature: Synchronization over Ethernet Product Updates
More informationIntroducing Simulink R2012b for Signal Processing & Communications Graham Reith Senior Team Leader, UK Application Engineering
Introducing Simulink R2012b for Signal Processing & Communications Graham Reith Senior Team Leader, UK Application Engineering 2012 The MathWorks, Inc. 1 Simulink R2012b the most significant upgrade to
More informationKeyStone C66x Multicore SoC Overview. Dec, 2011
KeyStone C66x Multicore SoC Overview Dec, 011 Outline Multicore Challenge KeyStone Architecture Reminder About KeyStone Solution Challenge Before KeyStone Multicore performance degradation Lack of efficient
More informationA framework for automatic generation of audio processing applications on a dual-core system
A framework for automatic generation of audio processing applications on a dual-core system Etienne Cornu, Tina Soltani and Julie Johnson etienne_cornu@amis.com, tina_soltani@amis.com, julie_johnson@amis.com
More informationVXS-621 FPGA & PowerPC VXS Multiprocessor
VXS-621 FPGA & PowerPC VXS Multiprocessor Xilinx Virtex -5 FPGA for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications Two PMC/XMC
More informationVXS-610 Dual FPGA and PowerPC VXS Multiprocessor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor Two Xilinx Virtex -5 FPGAs for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications
More informationModel-Based Design for Video/Image Processing Applications
Model-Based Design for Video/Image Processing Applications The MathWorks Agenda Model-Based Design From MATLAB and Simulink to Altera FPGA Step-by-step design and implementation of edge detection algorithm
More informationExtending Model-Based Design for HW/SW Design and Verification in MPSoCs Jim Tung MathWorks Fellow
Extending Model-Based Design for HW/SW Design and Verification in MPSoCs Jim Tung MathWorks Fellow jim@mathworks.com 2014 The MathWorks, Inc. 1 Model-Based Design: From Concept to Production RESEARCH DESIGN
More informationAccelerate FPGA Prototyping with
Accelerate FPGA Prototyping with MATLAB and Simulink September 21 st 2010 Stephan van Beek Senior Application Engineer 1 From Idea to Implementation DESIGN Algorithm Development MATLAB Simulink Stateflow
More informationA Low-Cost Embedded SDR Solution for Prototyping and Experimentation
A Low-Cost Embedded SDR Solution for Prototyping and Experimentation Christopher R. Anderson 1, George Schaertl 1, and Philip Balister 2 1 Wireless Measurements Group Electrical and Computer Engineering
More informationQuiXilica V5 Architecture
QuiXilica V5 Architecture: The High Performance Sensor I/O Processing Solution for the Latest Generation and Beyond Andrew Reddig President, CTO TEK Microsystems, Inc. Military sensor data processing applications
More informationS2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
More informationWhat's new in MATLAB and Simulink for Model-Based Design
What's new in MATLAB and Simulink for Model-Based Design Magnus Jung Application Engineer 2016 The MathWorks, Inc. 1 What s New? 2 Model-Based Design Workflow RESEARCH REQUIREMENTS DESIGN Scheduling Event
More informationKeyStone C665x Multicore SoC
KeyStone Multicore SoC Architecture KeyStone C6655/57: Device Features C66x C6655: One C66x DSP Core at 1.0 or 1.25 GHz C6657: Two C66x DSP Cores at 0.85, 1.0, or 1.25 GHz Fixed and Floating Point Operations
More informationCognitive Radio Platform Research at WINLAB
Cognitive Radio Platform Research at WINLAB December 2, 2010 Zoran Miljanic and Ivan Seskar WINLAB Rutgers University www.winlab.rutgers.edu 1 WiNC2R objectives Programmable processing of phy and higher
More informationThe CoreConnect Bus Architecture
The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached
More informationProgrammable Logic Design Grzegorz Budzyń Lecture. 15: Advanced hardware in FPGA structures
Programmable Logic Design Grzegorz Budzyń Lecture 15: Advanced hardware in FPGA structures Plan Introduction PowerPC block RocketIO Introduction Introduction The larger the logical chip, the more additional
More informationApril 6, 2010 Data Sheet Version: v2.05. Support 16 times Support provided by Xylon
logiwin Versatile Video Controller April 6, 2010 Data Sheet Version: v2.05 Xylon d.o.o. Core Facts Fallerovo setaliste 22 10000 Zagreb, Croatia Provided with Core Phone: +385 1 368 00 26 Fax: +385 1 365
More informationlogibayer.ucf Core Facts
logibayer Color Camera Sensor Bayer Decoder March 6, 2009 Product Specification Core Facts Provided with Core Xylon d.o.o. Documentation User s Guide Design File Formats Encrypted VHDL Fallerovo setaliste
More informationAdvanced course on Embedded Systems design using FPGA
Advanced course on Embedded Systems design using FPGA Subramaniam Ganesan, Phares A. Noel, Ashok Prajapati Oakland University, ganesan@oakland.edu, panoel@oakland.edu, akprajap@oakland.edu Abstract-As
More informationPicoZed SDR Development Kit Getting Started Guide Version 1.4
PicoZed SDR Development Kit Getting Started Guide Version 1.4 Page 1 Copyright 2017 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property
More informationComputer Systems Colloquium (EE380) Wednesday, 4:15-5:30PM 5:30PM in Gates B01
Adapting Systems by Evolving Hardware Computer Systems Colloquium (EE380) Wednesday, 4:15-5:30PM 5:30PM in Gates B01 Jim Torresen Group Department of Informatics University of Oslo, Norway E-mail: jimtoer@ifi.uio.no
More informationEarly Models in Silicon with SystemC synthesis
Early Models in Silicon with SystemC synthesis Agility Compiler summary C-based design & synthesis for SystemC Pure, standard compliant SystemC/ C++ Most widely used C-synthesis technology Structural SystemC
More informationSimplifying FPGA Design for SDR with a Network on Chip Architecture
Simplifying FPGA Design for SDR with a Network on Chip Architecture Matt Ettus Ettus Research GRCon13 Outline 1 Introduction 2 RF NoC 3 Status and Conclusions USRP FPGA Capability Gen
More informationNew System Solutions for Laser Printer Applications by Oreste Emanuele Zagano STMicroelectronics
New System Solutions for Laser Printer Applications by Oreste Emanuele Zagano STMicroelectronics Introduction Recently, the laser printer market has started to move away from custom OEM-designed 1 formatter
More informationFive Ways to Build Flexibility into Industrial Applications with FPGAs
GM/M/A\ANNETTE\2015\06\wp-01154- flexible-industrial.docx Five Ways to Build Flexibility into Industrial Applications with FPGAs by Jason Chiang and Stefano Zammattio, Altera Corporation WP-01154-2.0 White
More informationRFNoC : RF Network on Chip Martin Braun, Jonathon Pendlum GNU Radio Conference 2015
RFNoC : RF Network on Chip Martin Braun, Jonathon Pendlum GNU Radio Conference 2015 Outline Motivation Current situation Goal RFNoC Basic concepts Architecture overview Summary No Demo! See our booth,
More informationChapter 7. Hardware Implementation Tools
Hardware Implementation Tools 137 The testing and embedding speech processing algorithm on general purpose PC and dedicated DSP platform require specific hardware implementation tools. Real time digital
More informationFujitsu SOC Fujitsu Microelectronics America, Inc.
Fujitsu SOC 1 Overview Fujitsu SOC The Fujitsu Advantage Fujitsu Solution Platform IPWare Library Example of SOC Engagement Model Methodology and Tools 2 SDRAM Raptor AHB IP Controller Flas h DM A Controller
More informationCreating Parameterized and Energy-Efficient System Generator Designs
Creating Parameterized and Energy-Efficient System Generator Designs Jingzhao Ou, Seonil Choi, Gokul Govindu, and Viktor K. Prasanna EE - Systems, University of Southern California {ouj,seonilch,govindu,prasanna}@usc.edu
More informationThe Design and Applications of BEE2: A High End Reconfigurable Computing system
The Design and Applications of BEE2: A High End Reconfigurable Computing system Chen Chang, John Wawrzynek, Bob Brodersen, EECS, University of California at Berkeley High-End Reconfigurable Computer (HERC)
More informationSecurity IP-Cores. AES Encryption & decryption RSA Public Key Crypto System H-MAC SHA1 Authentication & Hashing. l e a d i n g t h e w a y
AES Encryption & decryption RSA Public Key Crypto System H-MAC SHA1 Authentication & Hashing l e a d i n g t h e w a y l e a d i n g t h e w a y Secure your sensitive content, guarantee its integrity and
More informationThe WINLAB Cognitive Radio Platform
The WINLAB Cognitive Radio Platform IAB Meeting, Fall 2007 Rutgers, The State University of New Jersey Ivan Seskar Software Defined Radio/ Cognitive Radio Terminology Software Defined Radio (SDR) is any
More informationMotor Control: Model-Based Design from Concept to Implementation on heterogeneous SoC FPGAs Alexander Schreiber, MathWorks
Motor Control: Model-Based Design from Concept to Implementation on heterogeneous SoC FPGAs Alexander Schreiber, MathWorks 2014 The MathWorks, Inc. 1 Some components of a production application Production
More informationUSING C-TO-HARDWARE ACCELERATION IN FPGAS FOR WAVEFORM BASEBAND PROCESSING
USING C-TO-HARDWARE ACCELERATION IN FPGAS FOR WAVEFORM BASEBAND PROCESSING David Lau (Altera Corporation, San Jose, CA, dlau@alteracom) Jarrod Blackburn, (Altera Corporation, San Jose, CA, jblackbu@alteracom)
More informationFPGA Implementation of I2C and SPI Protocols using VHDL
FPGA Implementation of I2C and SPI Protocols using VHDL Satish M Ghuse 1, Prof. Surendra K. Waghmare 2 1, 2 Department of ENTC 1, 2 SPPU/G.H.Raisoni College of Engineering and Management, Pune, Maharashtra/Zone,
More informationSOFTWARE DEFINED RADIO TEST BED FOR INTEGRATED COMMUNICATIONS AND NAVIGATION APPLICATIONS
SOFTWARE DEFINED RADIO TEST BED FOR INTEGRATED COMMUNICATIONS AND NAVIGATION APPLICATIONS Frank Carpenter (frankc@navsys.com), Srikathyayani Srikanteswara (srikathyayanis@navsys.com), Alison Brown (abrown@navsys.com)
More informationLogiCORE IP Serial RapidIO Gen2 v1.2
LogiCORE IP Serial RapidIO Gen2 v1.2 Product Guide Table of Contents Chapter 1: Overview System Overview............................................................ 5 Applications.................................................................
More informationGeneral Purpose Signal Processors
General Purpose Signal Processors First announced in 1978 (AMD) for peripheral computation such as in printers, matured in early 80 s (TMS320 series). General purpose vs. dedicated architectures: Pros:
More informationThe Impact of 5G Air Interfaces on Converged Fronthaul/Backhaul. Jens Bartelt TU Dresden / 5G-XHaul
The Impact of 5G Air Interfaces on Converged Fronthaul/Backhaul Jens Bartelt TU Dresden / 5G-XHaul Compliance with IEEE Standards Policies and Procedures Subclause 5.2.1 of the IEEE-SA Standards Board
More informationHigh Performance Embedded Applications. Raja Pillai Applications Engineering Specialist
High Performance Embedded Applications Raja Pillai Applications Engineering Specialist Agenda What is High Performance Embedded? NI s History in HPE FlexRIO Overview System architecture Adapter modules
More information