Arm s Latest CPU for Laptop-Class Performance
|
|
- Dominic King
- 5 years ago
- Views:
Transcription
1 Arm s Latest CPU for Laptop-Class Performance 2018 Arm Limited Aditya Bedi Arm Tech Symposia India
2 Untethered. Connected. Immersive. Innovation continues to drive growth and performance demands on our compute devices Small to large screen Multi-day battery life 5G transformation Security Arm Limited
3 Last year we announced new DynamIQ processors >20% More mobile performance vs Cortex-A73 Same Sustained performance as Cortex-A73 +40% Infrastructure performance vs Cortex-A72 Performance leadership in mobile Best possible power profile Improved performance in infrastructure Up to 2x more performance Up to 15% better power efficiency Up to 10x more configurable For advanced use cases Higher sustained performance Edge to cloud scalability Arm Limited
4 Designing for user experience from small screens to large System responsiveness High single thread performance for user facing metrics Apps launch and closing Web browsing Productivity applications Scalability with area efficient octa-core solution CPU availability for performance demand responsiveness Arm Limited
5 Designing for user experience from small screens to large Energy savings and power efficiency Efficient scheduling Power efficiency cores for low demanding tasks and background services Power optimization Finer-grained speed control Autonomous memory power management Fast power on/sleep/off management Arm Limited
6 Arm Cortex-A portfolio Armv7-A Armv8-A Cortex-A15/A17 Infrastructure performance; mobile efficiency 32-bit Cortex-A57 Proven infrastructure performance Cortex-A72 For all applications Cortex-A73 For mobile and consumer Cortex-A75 Ground-breaking performance for all markets Cortex-A76 Laptop-class performance with smartphone efficiency Cortex-A7x series Cortex-A9 Well-established, mid-range processor Cortex-A53 Balanced performance and efficiency Cortex-A55 Highest efficiency midrange processor Cortex-A5x series 32-bit Cortex-A5/A7 Smallest and lowest power Armv7-A Cortex-A35 Smallest, lowest power Armv8-A Cortex-A32 Smallest, lowest power 32-bit Armv8-A Cortex-A3x series 32-bit 32-bit Arm Limited Arm big.little compatible Year of IP release, volume devices in the subsequent year 2018
7 Arm Cortex-A portfolio Armv7-A Armv8-A Cortex-A15/A17 Infrastructure performance; mobile efficiency 32-bit Cortex-A57 Proven infrastructure performance Cortex-A72 For all applications Cortex-A73 For mobile and consumer Cortex-A75 Ground-breaking performance for all markets Cortex-A76 Laptop-class performance with smartphone efficiency Cortex-A7x series Cortex-A9 Well-established, mid-range processor Cortex-A53 Balanced performance and efficiency Cortex-A55 Highest efficiency midrange processor Cortex-A5x series 32-bit Cortex-A5/A7 Smallest and lowest power Armv7-A Cortex-A35 Smallest, lowest power Armv8-A Cortex-A32 Smallest, lowest power 32-bit Armv8-A Cortex-A3x series 32-bit 32-bit Arm Limited Arm big.little compatible Year of IP release, volume devices in the subsequent year 2018
8 Let s take a closer look Arm Limited
9 Arm Cortex-A76 CPU Laptop-class performance, smartphone experience Built from the ground up with new microarchitecture capabilities Built on innovative DynamIQ technology Battery life that can outlast your work day Longer Battery Life Better energy efficiency Intelligent Computing Increased Machine Learning performance Increasing Productivity Performance without compromise Arm Limited
10 Cortex-A76: Performance efficiency - focus on the user Cortex-A76 CPU is focused on performance and performance efficiency Performance efficiency - extract significantly more performance than any other microarchitectures at similar complexity Requires intense focus on every aspect of the microarchitecture More performance from every logic block Focus on the end-user, enable sustained full-speed performance Yes, we also do well on benchmarks Arm Limited
11 Branch prediction Cortex-A76: Front-end Front-end built to hide latency at high bandwidth Multi-level branch-target caches Hybrid indirect predictor - unparalleled prediction capability Front-end Instruction Fetch 64K I-Cache L1-ITLB Decode/Rename/ Commit Arm Limited
12 4-8 instructions/cycle 4 Mops/cycle 8 uops/cycle dispatch Decode DQ Register rename Dispatch Cortex-A76: Decode/Rename/Commit 4-instruction/cycle, power-optimized decode High-density decode/rename Decode/Rename/Commit Execution core Dispatch to out-of-order core and commit unit L1 Data cache / MMU Commit Arm Limited
13 ASIMD Integer Cortex-A76: Execution core Uops dispatched to 120-entry issue queue capacity Dual 128-bit ASIMD/FP execution pipelines State-of-the-art latency-optimized VX data paths IQ IQ Branch ALU ALU ALU/MAC/DIV Execution core IQ FMUL/FADD/FDIV/ALU/IMAC FMUL/FADD/ALU L1 Data cache / MMU Arm Limited
14 Cortex-A76: Cache hierarchy and performance Full cache hierarchy is co-optimized for latency and bandwidth Sophisticated 4th generation prefetcher 256KB-512KB private L2 with 9-cycle LD-use 2M-4M DynamIQ L3 with cycle LD-use Memory hierarchy bandwidth Cortex-A76 vs. Cortex-A75 L1 cache L2 cache L3 cache DRAM Arm Limited
15 Accelerating the performance curve in any workloads Pushing the single-thread performance +25% more integer IPC than the Cortex-A75 CPU +35% higher ASIMD/FP performance +90% higher memory bandwidth Boosting mobile experience +28% more Geekbench performance +35% more Javascript performance Enabling intelligence at the edge 3.9x more AI performance Baseline IPC - frequency upside from here 1.58x 1.79x 1.56x SPECINT2K6 SPECFP2K6 Geekbench v4 1.77x Javascript 2.44x LMBench memcpy Cortex-A73 Cortex-A75 Cortex-A76 IPC comparison - iso-process/-frequency 9.7x GEMM lowp Arm Limited
16 Building for the premium experience for advanced process High-performance Cortex-A76 implementation 3+ GHz in 7nm Increasing Cortex-A55 CPU private L2 cache Cortex-A76 Cortex-A55 DynamIQ Shared Unit Implementing 4MB L3 cache CoreLink CCI-550 Other IPs Optimized memory system DMC LPDDR4x DMC Memory System Integrated TrustZone technology Arm Limited
17 Cortex-A76 CPU delivers premium performance Performance (relative scores based on AArch64 SpecInt2K6) 2x Performance improvement 2.1x 1.9x Peak single-thread performance Cortex-A73 16nm Cortex-A75 10nm big.little performance 5W Cortex-A76 7nm Arm Limited Configuration: Cortex-A GHz, L1 64KB, L3 2MB: Cortex-A GHz, L1 64KB, L2 512KB, L3 2MB: Cortex-A GHz, L1 64KB, L2 512KB, L3 4MB
18 It starts with an ecosystem Arm Limited
19 Yoga C630 Miix 630 Envy x2 835 NovaGo Always On, Always Connected PCs powered by Snapdragon And more Pace of innovation *Requires network connection and will support up to 20 hours of battery life Credit: Qualcomm Technologies, Inc. 19
20 The evolution of the always on, always connected pc Arm Limited Image created by Arm based off Shrout Research data: download the full whitepaper at
21 Delivering on promises Improvement across all benchmarks 1.4 Relative to previous generation Cortex-A system Over 25% minimum performance uplift x 1.3x 1.2x 1.3x 1.4x 1.4x Speedometer Geekbench single-core Geekbench multi-core WebXPRT 3 TouchXPRT16 MotionMark 1.0 Source: Shrout Research, measured on Lenovo C630 and HP Envy x2 devices Arm Limited
22 Extended battery life and thermal constraints on real-system Running your apps longer Web browsing battery life improvement (relative to previous system) Multi-day battery life Time improvement between charge (relative to previous system) 1.3x 1.3x Arm Limited Source: Shrout Research, measured on Lenovo C630 and HP Envy x2 devices
23 The journey ahead Arm Limited
24 Client Compute CPU roadmap Cortex-A73 16nm Cortex-A75 10nm Cortex-A76 7nm Deimos 7nm Hercules 7nm and 5nm Arm Limited
25 Performance Path to compute performance leadership with efficiency Intel Core i5 U-series A performance trajectory surpassing Moore s law Core i5-4300u 22nm Core i5-6300u 14nm Core i5-7300u 14nm Arm Compute 2.5x increase Unmatched year-over-year Arm CPU performance gains Cortex-A15 Cortex-A57 Cortex-A72 Cortex-A73 Cortex-A75 Cortex-A76 Deimos Hercules 28nm 20nm 16nm 16nm 10nm 7nm 7nm 5nm 2013 Single-core performance estimates based on SPECINT2k Arm Limited
26 Expanding the mobile experience Innovation on mobile from small screens to large is changing the user experience and continues to push growth The new premium IP delivers Laptop-class performance Arm with its ecosystem is aligning itself to meet customer needs and get ready for 5G evolution for truly connected experiences Arm Limited
27 Thank You Danke Merci 谢谢ありがとう Gracias Kiitos 감사합니다 धन यव द תודה Arm Limited
Cortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving
Cortex-A75 and Cortex- DynamIQ processors Powering applications from mobile to autonomous driving Lionel Belnet Sr. Product Manager Arm Arm Tech Symposia 2017 Agenda Market growth and trends DynamIQ technology
More informationCortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving
Cortex-A75 and Cortex-A55 DynamIQ processors Powering applications from mobile to autonomous driving Stefan Rosinger Director, Product Management Arm Arm TechCon 2017 Agenda Market growth and trends DynamIQ
More informationA Secure and Connected Intelligent Future. Ian Smythe Senior Director Marketing, Client Business Arm Tech Symposia 2017
A Secure and Connected Intelligent Future 1 2017 Arm Copyright Limited Arm 2017 Ian Smythe Senior Director Marketing, Client Business Arm Tech Symposia 2017 Arm: The Industry s Architecture of Choice 50
More informationEach Milliwatt Matters
Each Milliwatt Matters Ultra High Efficiency Application Processors Govind Wathan Product Manager, CPG ARM Tech Symposia China 2015 November 2015 Ultra High Efficiency Processors Used in Diverse Markets
More informationWAVE ONE MAINFRAME WAVE THREE INTERNET WAVE FOUR MOBILE & CLOUD WAVE TWO PERSONAL COMPUTING & SOFTWARE Arm Limited
WAVE ONE MAINFRAME WAVE THREE INTERNET WAVE FOUR MOBILE & CLOUD WAVE TWO PERSONAL COMPUTING & SOFTWARE Artificial Intelligence Fifth wave Data-driven computing era IoT Generating data 5G 5G Transporting
More informationAccelerating intelligence at the edge for embedded and IoT applications
Accelerating intelligence at the edge for embedded and IoT applications Arm Tech Symposia 2017 Agenda The emergence of intelligence at the edge Requirements for intelligent edge computing IP and technologies
More informationA Developer's Guide to Security on Cortex-M based MCUs
A Developer's Guide to Security on Cortex-M based MCUs 2018 Arm Limited Nazir S Arm Tech Symposia India Agenda Why do we need security? Types of attacks and security assessments Introduction to TrustZone
More informationECE 571 Advanced Microprocessor-Based Design Lecture 22
ECE 571 Advanced Microprocessor-Based Design Lecture 22 Vince Weaver http://web.eece.maine.edu/~vweaver vincent.weaver@maine.edu 19 April 2018 HW#11 will be posted Announcements 1 Reading 1 Exploring DynamIQ
More informationUnleash the DSP performance of Arm Cortex processors
Unleash the DSP performance of Arm Cortex processors Arm Tech Symposia 2017 Lionel Belnet Senior Product Manager Agenda Unleash the DSP performance of Cortex processors 1 Introducing Arm Cortex technology
More informationAccelerate Ceph By SPDK on AArch64
Accelerate Ceph By on AArch64 Jun He, jun.he@arm.com 2018 Arm Limited Tone Zhang, tone.zhang@arm.com 2018/3/9 2018 Arm Limited What s? Storage Performance Development Kit A set of tools and libraries to
More informationDynamIQ Processor Designs Using Cortex-A75 & Cortex-A55 for 5G Networks
DynamIQ Processor Designs Using Cortex-A75 & Cortex-A55 for 5G Networks Jeff Maguire Senior Product Manager Infrastructure IP Product Management Arm 2017 Arm Limited Arm Tech Symposia 2017 Agenda 5G networks
More informationBringing Intelligence to Enterprise Storage Drives
Bringing Intelligence to Enterprise Storage Drives Neil Werdmuller Director Storage Solutions Arm Santa Clara, CA 1 Who am I? 28 years experience in embedded Lead the storage solutions team Work closely
More informationOptimize HPC - Application Efficiency on Many Core Systems
Meet the experts Optimize HPC - Application Efficiency on Many Core Systems 2018 Arm Limited Florent Lebeau 27 March 2018 2 2018 Arm Limited Speedup Multithreading and scalability I wrote my program to
More informationCCIX: a new coherent multichip interconnect for accelerated use cases
: a new coherent multichip interconnect for accelerated use cases Akira Shimizu Senior Manager, Operator relations Arm 2017 Arm Limited Arm 2017 Interconnects for different scale SoC interconnect. Connectivity
More informationDynamIQ Processor Designs Using Cortex-A75 & Cortex- A55 for 5G Networks
DynamIQ Processor Designs Using Cortex-A75 & Cortex- A55 for 5G Networks 2017 Arm Limited David Koenen Sr. Product Manager, Arm Arm Tech Symposia 2017, Taipei Agenda 5G networks Ecosystem software to support
More informationARM instruction sets and CPUs for wide-ranging applications
ARM instruction sets and CPUs for wide-ranging applications Chris Turner Director, CPU technology marketing ARM Tech Forum Taipei July 4 th 2017 ARM computing is everywhere #1 shipping GPU in the world
More informationThe Changing Face of Edge Compute
The Changing Face of Edge Compute 2018 Arm Limited Alvin Yang Nov 2018 Market trends acceleration of technology deployment 26 years 4 years 100 billion chips shipped 100 billion chips shipped 1 Trillion
More informationDPDK on Arm64 Status Review & Plan
DPDK on Arm64 Status Review & Plan Song.zhu@arm.com Yi.He@arm.com Herbert.Guan@arm.com 19/03/2018 2018 Arm Limited DPDK Overview Data Plane Development Kit A set of libraries and drivers for fast packet
More informationARM processors driving automotive innovation
ARM processors driving automotive innovation Chris Turner Director of advanced technology marketing, CPU group ARM tech forums, Seoul and Taipei June/July 2016 The ultimate intelligent connected device
More informationAdvanced IP solutions enabling the autonomous driving revolution
Advanced IP solutions enabling the autonomous driving revolution Chris Turner Director, Emerging Technology & Strategy, Embedded & Automotive Arm Shanghai, Beijing, Shenzhen Arm Tech Symposia 2017 Agenda
More informationBuilding blocks for 64-bit Systems Development of System IP in ARM
Building blocks for 64-bit Systems Development of System IP in ARM Research seminar @ University of York January 2015 Stuart Kenny stuart.kenny@arm.com 1 2 64-bit Mobile Devices The Mobile Consumer Expects
More informationComprehensive Arm Solutions for Innovative Machine Learning (ML) and Computer Vision (CV) Applications
Comprehensive Arm Solutions for Innovative Machine Learning (ML) and Computer Vision (CV) Applications Helena Zheng ML Group, Arm Arm Technical Symposia 2017, Taipei Machine Learning is a Subset of Artificial
More informationARM big.little Technology Unleashed An Improved User Experience Delivered
ARM big.little Technology Unleashed An Improved User Experience Delivered Govind Wathan Product Specialist Cortex -A Mobile & Consumer CPU Products 1 Agenda Introduction to big.little Technology Benefits
More informationSoftware Ecosystem for Arm-based HPC
Software Ecosystem for Arm-based HPC CUG 2018 - Stockholm Florent.Lebeau@arm.com Ecosystem for HPC List of components needed: Linux OS availability Compilers Libraries Job schedulers Debuggers Profilers
More informationArm crossplatform. VI-HPS platform October 16, Arm Limited
Arm crossplatform tools VI-HPS platform October 16, 2018 An introduction to Arm Arm is the world's leading semiconductor intellectual property supplier We license to over 350 partners: present in 95% of
More informationBeyond TrustZone PSA Reed Hinkel Senior Manager Embedded Security Market Development
Beyond TrustZone PSA Reed Hinkel Senior Manager Embedded Security Market Development Part1 - PSA Tech Seminars 2017 Agenda Platform Security Architecture Architecture overview Trusted Firmware-M IoT Threat
More informationExploring System Coherency and Maximizing Performance of Mobile Memory Systems
Exploring System Coherency and Maximizing Performance of Mobile Memory Systems Shanghai: William Orme, Strategic Marketing Manager of SSG Beijing & Shenzhen: Mayank Sharma, Product Manager of SSG ARM Tech
More informationArtificial Intelligence Enriched User Experience with ARM Technologies
Artificial Intelligence Enriched User Experience with ARM Technologies Daniel Heo Senior Segment Manager Mobile, BSG, ARM ARM Tech Forum Singapore July 12 th 2017 Global AI survey: the world is ready 71
More informationBig.LITTLE Processing with ARM Cortex -A15 & Cortex-A7
Big.LITTLE Processing with ARM Cortex -A15 & Cortex-A7 Improving Energy Efficiency in High-Performance Mobile Platforms Peter Greenhalgh, ARM September 2011 This paper presents the rationale and design
More informationHOT CHIPS 2014 NVIDIA S DENVER PROCESSOR. Darrell Boggs, CPU Architecture Co-authors: Gary Brown, Bill Rozas, Nathan Tuck, K S Venkatraman
HOT CHIPS 2014 NVIDIA S DENVER PROCESSOR Darrell Boggs, CPU Architecture Co-authors: Gary Brown, Bill Rozas, Nathan Tuck, K S Venkatraman TEGRA K1 with Dual Denver CPUs The First 64-bit Android Kepler-Class
More informationInside Intel Core Microarchitecture
White Paper Inside Intel Core Microarchitecture Setting New Standards for Energy-Efficient Performance Ofri Wechsler Intel Fellow, Mobility Group Director, Mobility Microprocessor Architecture Intel Corporation
More informationWhat is gem5 and where do I get it?
What is gem5 and where do I get it? Andreas Sandberg & Nikos Nikoleris ARM Research Why gem5? Runs real workloads Runs complex workloads like Android & ChromeOS System-level insights Device interactions
More informationHow to Build Optimized ML Applications with Arm Software
How to Build Optimized ML Applications with Arm Software Arm Technical Symposia 2018 Arm K.K. Senior FAE Ryuji Tanaka Overview Today we will talk about applied machine learning (ML) on Arm. My aim for
More informationConnect your IoT device: Bluetooth 5, , NB-IoT
Connect your IoT device: Bluetooth 5, 802.15.4, NB-IoT Prithi Ramakrishnan Arm TechTalk 2017 IoT connectivity technologies Multiple standards, different applications Throughput Unlicensed >100Mbps Wi-Fi
More informationHow to Build Optimized ML Applications with Arm Software
How to Build Optimized ML Applications with Arm Software Arm Technical Symposia 2018 ML Group Overview Today we will talk about applied machine learning (ML) on Arm. My aim for today is to show you just
More informationConnect Your IoT Device: Bluetooth 5, , NB-IoT
Connect Your IoT Device: Bluetooth 5, 802.15.4, NB-IoT Craig Tou Business Development Manager, Arm Arm Tech Symposia 2017, Taipei IoT Devices - Everything Connects New classes of connectivity for a new
More informationA New Security Platform for High Performance Client SoCs
A New Security Platform for High Performance Client SoCs Udi Maor, Sr. Product manager, Client Line of Business October 2018 udi.maor@arm.com Agenda What are Client devices? Arm s approach to Trusted Execution
More informationUsing Virtual Platforms To Improve Software Verification and Validation Efficiency
Using Virtual Platforms To Improve Software Verification and Validation Efficiency Odin Shen Staff FAE Arm Arm Tech Symposia Taiwan 2017 Software complexity and best practices Software Costs Increasing
More informationCompute solutions for mass deployment of autonomy
Compute solutions for mass deployment of autonomy Rod Watt Director of Vehicle Architecture and System Analysis Introduction 2 From inception to now 1990 Joint venture between Acorn Computers and Apple.
More informationARM Cortex processors
ARM Cortex processors The world s most power efficient processors Performance and scalability for enterprise, mobile and embedded solutions May 2017 ARM Cortex-A portfolio ARMv7-A Cortex-A15/A17 Infrastructure
More informationAddressing 7nm Arm DynamIQ Cluster Design Challenges Using the Cadence Digital Implementation Flow
Addressing 7nm Arm DynamIQ Cluster Design Challenges Using the Cadence Digital Implementation Flow Shawn Hung Sr. Engineering Manager, Arm Jerry Chen Sr. AE Manager, Cadence Arm Tech Symposia 2017, Taipei
More informationAmber Baruffa Vincent Varouh
Amber Baruffa Vincent Varouh Advanced RISC Machine 1979 Acorn Computers Created 1985 first RISC processor (ARM1) 25,000 transistors 32-bit instruction set 16 general purpose registers Load/Store Multiple
More information2017 Arm Limited. How to design an IoT SoC and get Arm CPU IP for no upfront license fee
2017 Arm Limited How to design an IoT SoC and get Arm CPU IP for no upfront license fee An enhanced Arm DesignStart Building on a strong foundation Successfully used by 1000s of designers, researchers
More informationECE 8823: GPU Architectures. Objectives
ECE 8823: GPU Architectures Introduction 1 Objectives Distinguishing features of GPUs vs. CPUs Major drivers in the evolution of general purpose GPUs (GPGPUs) 2 1 Chapter 1 Chapter 2: 2.2, 2.3 Reading
More informationNext Generation Enterprise Solutions from ARM
Next Generation Enterprise Solutions from ARM Ian Forsyth Director Product Marketing Enterprise and Infrastructure Applications Processor Product Line Ian.forsyth@arm.com 1 Enterprise Trends IT is the
More informationMaximizing heterogeneous system performance with ARM interconnect and CCIX
Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable
More informationIntegrating CPU and GPU, The ARM Methodology. Edvard Sørgård, Senior Principal Graphics Architect, ARM Ian Rickards, Senior Product Manager, ARM
Integrating CPU and GPU, The ARM Methodology Edvard Sørgård, Senior Principal Graphics Architect, ARM Ian Rickards, Senior Product Manager, ARM The ARM Business Model Global leader in the development of
More informationEnable AI on Mobile Devices
Enable AI on Mobile Devices Scott Wang 王舒翀 Senior Segment Manager Mobile, BSG ARM Tech Forum 2017 14 th June 2017, Shenzhen AI is moving from core to edge Ubiquitous AI Safe and autonomous Mixed reality
More informationArm s First-Generation Machine Learning Processor
Arm s First-Generation Machine Learning Processor Ian Bratt 2018 Arm Limited Introducing the Arm Machine Learning (ML) Processor Optimized ground-up architecture for machine learning processing Massive
More informationDeep Learning on Arm Cortex-M Microcontrollers. Rod Crawford Director Software Technologies, Arm
Deep Learning on Arm Cortex-M Microcontrollers Rod Crawford Director Software Technologies, Arm What is Machine Learning (ML)? Artificial Intelligence Machine Learning Deep Learning Neural Networks Additional
More informationPower 7. Dan Christiani Kyle Wieschowski
Power 7 Dan Christiani Kyle Wieschowski History 1980-2000 1980 RISC Prototype 1990 POWER1 (Performance Optimization With Enhanced RISC) (1 um) 1993 IBM launches 66MHz POWER2 (.35 um) 1997 POWER2 Super
More informationARMv8 Micro-architectural Design Space Exploration for High Performance Computing using Fractional Factorial
ARMv8 Micro-architectural Design Space Exploration for High Performance Computing using Fractional Factorial Roxana Rusitoru Systems Research Engineer, ARM 1 Motivation & background Goal: Why: Who: 2 HPC-oriented
More informationNegotiating the Maze Getting the most out of memory systems today and tomorrow. Robert Kaye
Negotiating the Maze Getting the most out of memory systems today and tomorrow Robert Kaye 1 System on Chip Memory Systems Systems use external memory Large address space Low cost-per-bit Large interface
More informationArm TrustZone Armv8-M Primer
Arm TrustZone Armv8-M Primer Odin Shen Staff FAE Arm Arm Techcon 2017 Security Security technologies review Application Level Security Designed with security in mind: authentication and encryption Privilege
More informationBringing Intelligence to Enterprise Storage Drives
Bringing Intelligence to Enterprise Storage Drives Neil Werdmuller Director Storage Solutions Arm Santa Clara, CA 1 Who am I? 28 years experience in embedded Lead the storage solutions team Work closely
More informationSupercomputing with Commodity CPUs: Are Mobile SoCs Ready for HPC?
Supercomputing with Commodity CPUs: Are Mobile SoCs Ready for HPC? Nikola Rajovic, Paul M. Carpenter, Isaac Gelado, Nikola Puzovic, Alex Ramirez, Mateo Valero SC 13, November 19 th 2013, Denver, CO, USA
More informationPerform. Travis Lanier Sr. Director, Product Management Qualcomm Technologies,
Perform Travis Lanier Sr. Director, Product Management Qualcomm Technologies, Inc. @qualcomm More powerful and longer lasting mobile experiences Because nobody wants to be this person U.K. U.S. Germany
More informationExpanding Opportunities in Clamshell Devices. Laurence Bryant VP Strategic Marketing
Expanding Opportunities in Clamshell Devices Laurence Bryant VP Strategic Marketing 1 PC Mobile Ecosystem Scaling The Richness Of Small Screen Experiences The smartphone and tablet ecosystem is shaping
More informationHardware- Software Co-design at Arm GPUs
Hardware- Software Co-design at Arm GPUs Johan Grönqvist MCC 2017 - Uppsala About Arm Arm Mali GPUs: The World s #1 Shipping Graphics Processor 151 Total Mali licenses 21 Mali video and display licenses
More informationCPU Architecture Overview. Varun Sampath CIS 565 Spring 2012
CPU Architecture Overview Varun Sampath CIS 565 Spring 2012 Objectives Performance tricks of a modern CPU Pipelining Branch Prediction Superscalar Out-of-Order (OoO) Execution Memory Hierarchy Vector Operations
More information3D Graphics in Future Mobile Devices. Steve Steele, ARM
3D Graphics in Future Mobile Devices Steve Steele, ARM Market Trends Mobile Computing Market Growth Volume in millions Mobile Computing Market Trends 1600 Smart Mobile Device Shipments (Smartphones and
More informationMaking progress vs strategy
Making progress vs strategy Ian Thornton, Head of Investor Relations Arm is a subsidiary of 1 Arm update Arm refresher H1 update Increasing revenues and investments Progress vs strategy Arm in servers
More informationWhy PartnerDirect. Choice, flexibility, simplicity
Why PartnerDirect Choice, flexibility, simplicity What you will learn today Dell s Channel business PartnerDirect program Journey, success, analysts and beyond Performance Experience Action 2 Why PartnerDirect
More informationBeyond TrustZone Part 1 - PSA
Beyond TrustZone Part 1 - PSA Rob Coombs Security Director, Arm Arm Tech Symposia 2017, Hsinchu Agenda Platform Security Architecture Architecture overview Trusted Firmware-M IoT Threat models & security
More informationStandard Cell Design and Optimization Methodology for ASAP7 PDK
ICCAD 2017 Tutorial Standard Cell Design and Optimization Methodology for ASAP7 PDK Xiaoqing Xu, Nishi Shah, Andrew Evans, Saurabh Sinha, Brian Cline and Greg Yeric Arm Inc xiaoqing.xu@arm.com 10/15/2017
More informationThe Next Steps in the Evolution of ARM Cortex-M
The Next Steps in the Evolution of ARM Cortex-M Joseph Yiu Senior Embedded Technology Manager CPU Group ARM Tech Symposia China 2015 November 2015 Trust & Device Integrity from Sensor to Server 2 ARM 2015
More informationTZMP-1 Software Reference Implementation. Ken Liu 2018-Mar-12
TZMP-1 Software Reference Implementation Ken Liu 2018-Mar-12 2018 Arm Limited Content DRM Applications and Secure Video Path Regular Secure Video Path Design with Trustzone TZMP1 Design Concepts Reference
More informationTABLET COMPARISON WITH BENCHMARKS TABLETS WE TESTED A PRINCIPLED TECHNOLOGIES TEST REPORT. SEPTEMBER 2014 (Revised) Commissioned by Intel Corp.
TABLET COMPARISON WITH BENCHMARKS TABLETS WE TESTED Benchmarks for tablets give a representative view of device performance. When purchasing a tablet, consumers can use benchmark results that measure battery
More informationRendering Structures Analyzing modern rendering on mobile
Rendering Structures Analyzing modern rendering on mobile 2018 Arm Limited Hans-Kristian Arntzen 2018-08-16 SIGGRAPH 2018 Content 1 2 3 4 5 Motivation Scene and lights Rendering structures overview Benchmark
More informationA Comparative Performance Evaluation of Different Application Domains on Server Processor Architectures
A Comparative Performance Evaluation of Different Application Domains on Server Processor Architectures W.M. Roshan Weerasuriya and D.N. Ranasinghe University of Colombo School of Computing A Comparative
More informationBuilding High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400
More informationAdministrivia. HW0 scores, HW1 peer-review assignments out. If you re having Cython trouble with HW2, let us know.
Administrivia HW0 scores, HW1 peer-review assignments out. HW2 out, due Nov. 2. If you re having Cython trouble with HW2, let us know. Review on Wednesday: Post questions on Piazza Introduction to GPUs
More informationSilvermont. Introducing Next Generation Low Power Microarchitecture: Dadi Perlmutter
Introducing Next Generation Low Power Microarchitecture: Silvermont Dadi Perlmutter Executive Vice President General Manager, Intel Architecture Group Chief Product Officer Risk Factors Today s presentations
More informationDeveloping the Bifrost GPU architecture for mainstream graphics
Developing the Bifrost GPU architecture for mainstream graphics Anand Patel Senior Product Manager, Media Processing Group ARM Tech Symposia India December 7 th 2016 Graphics processing drivers Virtual
More informationBuilding firmware update: The devil is in the details
Building firmware update: The devil is in the details Atsushi Haruta, IoT Services Group, Arm Arm Tech Symposia Japan 2017 Arm Mbed: Secure device management Application Cloud Mbed Cloud Secure, scalable,
More informationAccelerating Real-Time Big Data. Breaking the limitations of captive NVMe storage
Accelerating Real-Time Big Data Breaking the limitations of captive NVMe storage 18M IOPs in 2u Agenda Everything related to storage is changing! The 3rd Platform NVM Express architected for solid state
More informationBuilding Ultra-Low Power Wearable SoCs
Building Ultra-Low Power Wearable SoCs 1 Wearable noun An item that can be worn adjective Easy to wear, suitable for wearing 2 Wearable Opportunity: Fastest Growing Market Segment Projected Growth from
More informationMicroarchitecture Overview. Performance
Microarchitecture Overview Prof. Scott Rixner Duncan Hall 3028 rixner@rice.edu January 15, 2007 Performance 4 Make operations faster Process improvements Circuit improvements Use more transistors to make
More informationImplementing debug. and trace access. through functional I/O. Alvin Yang Staff FAE. Arm Tech Symposia Arm Limited
Implementing debug and trace access through functional I/O Alvin Yang Staff FAE Arm Tech Symposia 2017 Agenda Debug and trace access limitations A new approach Protocol based Bare metal vs mission mode
More informationLecture 11: SMT and Caching Basics. Today: SMT, cache access basics (Sections 3.5, 5.1)
Lecture 11: SMT and Caching Basics Today: SMT, cache access basics (Sections 3.5, 5.1) 1 Thread-Level Parallelism Motivation: a single thread leaves a processor under-utilized for most of the time by doubling
More informationComputer Architecture!
Informatics 3 Computer Architecture! Dr. Boris Grot and Dr. Vijay Nagarajan!! Institute for Computing Systems Architecture, School of Informatics! University of Edinburgh! General Information! Instructors
More informationMicroarchitecture Overview. Performance
Microarchitecture Overview Prof. Scott Rixner Duncan Hall 3028 rixner@rice.edu January 18, 2005 Performance 4 Make operations faster Process improvements Circuit improvements Use more transistors to make
More informationIntel SSD Data center evolution
Intel SSD Data center evolution March 2018 1 Intel Technology Innovations Fill the Memory and Storage Gap Performance and Capacity for Every Need Intel 3D NAND Technology Lower cost & higher density Intel
More informationImprove the container image compatibility on Arm
Improve the container image compatibility on Arm Wei.Chen@arm.com Penny.Zheng@arm.com Edinburgh, UK / Open Source Summit Europe 2018 2018-10-24 Agenda Background Why image compatibility on Arm is an issue
More informationComputer Architecture!
Informatics 3 Computer Architecture! Dr. Boris Grot and Dr. Vijay Nagarajan!! Institute for Computing Systems Architecture, School of Informatics! University of Edinburgh! General Information! Instructors:!
More informationLecture: SMT, Cache Hierarchies. Topics: SMT processors, cache access basics and innovations (Sections B.1-B.3, 2.1)
Lecture: SMT, Cache Hierarchies Topics: SMT processors, cache access basics and innovations (Sections B.1-B.3, 2.1) 1 Thread-Level Parallelism Motivation: a single thread leaves a processor under-utilized
More informationModernize and Transform Your Storage Network. Alain HUGUET EMEA Technical Alliance Manager for DELL EMC
Modernize and Transform Your Storage Network Alain HUGUET EMEA Technical Alliance Manager for DELL EMC Your Trusted Network for the Modern Data Center HISTORY OF INNOVATION 18+ Year Partnership Joint Engineering,
More informationComputer Architecture: Multi-Core Processors: Why? Prof. Onur Mutlu Carnegie Mellon University
Computer Architecture: Multi-Core Processors: Why? Prof. Onur Mutlu Carnegie Mellon University Moore s Law Moore, Cramming more components onto integrated circuits, Electronics, 1965. 2 3 Multi-Core Idea:
More informationHow to write powerful parallel Applications
How to write powerful parallel Applications 08:30-09.00 09.00-09:45 09.45-10:15 10:15-10:30 10:30-11:30 11:30-12:30 12:30-13:30 13:30-14:30 14:30-15:15 15:15-15:30 15:30-16:00 16:00-16:45 16:45-17:15 Welcome
More informationWhite Paper. First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem)
White Paper First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem) Introducing a New Dynamically and Design- Scalable Microarchitecture that Rewrites the Book On Energy Efficiency
More informationComputer Architecture. Fall Dongkun Shin, SKKU
Computer Architecture Fall 2018 1 Syllabus Instructors: Dongkun Shin Office : Room 85470 E-mail : dongkun@skku.edu Office Hours: Wed. 15:00-17:30 or by appointment Lecture notes nyx.skku.ac.kr Courses
More informationArm Processor Technology Update and Roadmap
Arm Processor Technology Update and Roadmap ARM Processor Technology Update and Roadmap Cavium: Giri Chukkapalli is a Distinguished Engineer in the Data Center Group (DCG) Introduction to ARM Architecture
More informationLecture: SMT, Cache Hierarchies. Topics: memory dependence wrap-up, SMT processors, cache access basics and innovations (Sections B.1-B.3, 2.
Lecture: SMT, Cache Hierarchies Topics: memory dependence wrap-up, SMT processors, cache access basics and innovations (Sections B.1-B.3, 2.1) 1 Problem 0 Consider the following LSQ and when operands are
More informationDynamic Memory Dependence Predication
Dynamic Memory Dependence Predication Zhaoxiang Jin and Soner Önder ISCA-2018, Los Angeles Background 1. Store instructions do not update the cache until they are retired (too late). 2. Store queue is
More informationMicroprocessor Trends and Implications for the Future
Microprocessor Trends and Implications for the Future John Mellor-Crummey Department of Computer Science Rice University johnmc@rice.edu COMP 522 Lecture 4 1 September 2016 Context Last two classes: from
More informationComputer Architecture s Changing Definition
Computer Architecture s Changing Definition 1950s Computer Architecture Computer Arithmetic 1960s Operating system support, especially memory management 1970s to mid 1980s Computer Architecture Instruction
More informationLecture: SMT, Cache Hierarchies. Topics: memory dependence wrap-up, SMT processors, cache access basics and innovations (Sections B.1-B.3, 2.
Lecture: SMT, Cache Hierarchies Topics: memory dependence wrap-up, SMT processors, cache access basics and innovations (Sections B.1-B.3, 2.1) 1 Problem 1 Consider the following LSQ and when operands are
More informationLeading the world to 5G
June 28, 2018 @5GwirelessEDGE Shanghai, China Leading the world to 5G Serge Willenegger SVP & GM, 5G & Industrial IoT Qualcomm Wireless GmbH A unifying connectivity platform to drive growth and innovation
More informationIntroduction to Multicore architecture. Tao Zhang Oct. 21, 2010
Introduction to Multicore architecture Tao Zhang Oct. 21, 2010 Overview Part1: General multicore architecture Part2: GPU architecture Part1: General Multicore architecture Uniprocessor Performance (ECint)
More informationHardware-Based Speculation
Hardware-Based Speculation Execute instructions along predicted execution paths but only commit the results if prediction was correct Instruction commit: allowing an instruction to update the register
More information