Challenges of Implementing Timed Models on Timed Platforms

Size: px
Start display at page:

Download "Challenges of Implementing Timed Models on Timed Platforms"

Transcription

1 Challenges of Implementing Timed Models on Timed Platforms Patricia Derler, Hugo Andrade, Arkadeb Ghosal, Rhishikesh Limaye, Jacob Kornerup, Ankita Prasad, Trung Tran, Kaushik Ravindran Ptolemy Miniconference Oct 16, 2015

2 What we do Measurement and Control Hardware Development Tools System Platforms Graphical software Heterogeneous hardware To build measurement and control systems

3 Application Areas Historically focus on Test and Measurement Acquiring data, instrument control Applications New Application areas Embedded Systems, Cyber-Physical Systems, Internet of Things, With new application areas come new requirements.

4 ftp://ftp.ni.com/pub/branches/asean/140331_lv_brochure_2013.pdf

5 Applications Real-time optical coherent tomography (OCT) imaging system to enable early cancer detection combines 320 simultaneous channels at 10 MS/s, LabVIEW performs >700,000 FFT/sec. European Extremely large telescope (E-ELT) 1.87 teraflops of data, 64 compute notes at 512 cores, and 14,000 samples every 2 ms The Large Hadron Collider (LHC) at CERN requires precise synchronization LabVIEW FPGA serves as the timekeeper for more than 100 collimators, control for approximately 600 stepper motors with millisecond synchronization over the 27 km of the LHC.

6 Challenges Time representation Precision Coercion, rounding Phase alignment LabVIEW timestamp: 128-bit data type that represents absolute time The most significant 64 bits should be interpreted as a 64- bit signed two's complement integer. (number of whole seconds after Epoch 01/01/ :00:00.00 UTC). The least significant 64 bits should be interpreted as a 64-bit unsigned integer. (number of 2-64 seconds after the whole seconds specified in the most significant 64-bits) Jitter Hardware clock Clock edge, clock domain, clock rate Multiple timescales, relation to global/tai time Clock synchronization Programming with time

7 Time in LabVIEW Timing Source 1kHz, 1MHz, software triggered, Create/Clear/Instantiate timing source Create timing source hierarchies Timing Structure Timed Loop Timed Sequence Single Cycle Time Loop (SCTL) Programming with Time Wait until time or tick Measure elapsed time Get current time Create timestamp Get time difference Convert time to value/string and the reverse Format timestamp

8 Programming with Time Configuration: Period Offset Priority Processor Timing Source What to do if timing is not met Configuration for next iteration Runtime status When did the execution actually start How long did the execution actually take

9 LabVIEW Timing Engine Nanosecond engine to keep track of time within a program Interfaces to the OS to manage time Can use a local real-time clock (RTC) or can be driven by an external reference clock integrated through the NI Time Sync Framework (NI- TimeSync) Functions and structures (Wait, Timed Loop) in LabVIEW use the nanosecond engine for time keeping

10 An example: PWM Generation and Current Sampling for Brushless Motor Control SCTL for PWM, requires precise timing time Current Loop Period (50 us) PID PID PID PID Shared Variable for communication While Loop for PID which is difficult to write in SCTL Complex, brittle code

11 LabVIEW Communications

12 Time in NI Hardware FPGA vs RT Processor Synchronization supported for various platforms GPS, IEEE (IEC 61588:2009), PPS or IRIG-B NI EtherCAT RIO deterministic Ethernet-based communication protocol

13 Timing of a Virtual Instrument (VI) Compilation, Clumping LabVIEW VI Clumps: Nodes that can be executed together LabVIEW Execution Systems preemptive, cooperative multithreading schedule execution of clumps in threads nondeterministically Special case: Timed Loop. All code enclosed in a timed loop is executed in a single thread Operating system schedule threads on cores LV Execution System Real-time OS #Threads = #Cores * 4 Priority Levels * 5 Non-UI Execution Systems + 1 UI Execution System

14 Timing of a VI Measured execution time contains VI execution as well as runtime system overhead Timing statistics: Number of runs, average, shortest, longest time spent for diagram, display, draw, tracking, r/w local variables Profile memory usage number of bytes and independent memory blocks used by a VI. However, memory profiling substantially slows down the execution speed.

15 Achieving precise timing behavior with LabVIEW and NI hardware is possible but it is not easy to get it right Now: Future:

16 Research Challenges Time Representation Logical vs. Real time Timing Analysis WCET Mapping functionality onto distributed, heterogeneous hardware Design-space exploration PRET Machines NIST Cyber-Physical Systems Public Working Group, Timing and Synchronization Subgroup Time-Aware Applications, Computers, and Communication Systems (TAACCS) IEEE 802 standards group and the AVnu Alliance Industrial Internet Consortium

17 Date and Time Extensions to Ptolemy II Patricia Derler

18 How does Ptolemy model time? Every director has a local clock that keeps track of model time/simulated time

19 How does Ptolemy model real time? Some directors have a synchronizetorealtime property, others can use the SynchronizeToRealTime attribute 1 time unit corresponds to 1 second The system time at simulation start time is recorded

20 ptolemy.data.type.basetype.datetype

21 Actors to create and handle DateTokens Create DateTokens Modify DateTokens Convert DateTokens Relate model time to real time

22 Relate model time to real time model time

23 Relate model time to real time model time 10/16/2015 4:00pm 10/16/2015 4:05pm real time

24 Relate model time to real time synchronizetorealtime = true model time output the model time value that corresponds to the date 10/16/2015 4:00pm 10/16/2015 4:05pm

25 Relate model time to real time synchronizetorealtime = true model time output the model time value that corresponds to the date output the date token at the specified date 10/16/2015 4:00pm 10/16/2015 4:05pm

26 Relate model time to real time synchronizetorealtime = true model time output the model time value that corresponds to the date output the date token at the specified date output the date at real time corresponding to the model time of the input event 10/16/2015 4:00pm 10/16/2015 4:05pm

27 Thanks

System-level Synthesis of Dataflow Applications for FPGAbased Distributed Platforms

System-level Synthesis of Dataflow Applications for FPGAbased Distributed Platforms System-level Synthesis of Dataflow Applications for FPGAbased Distributed Platforms Hugo A. Andrade, Kaushik Ravindran, Alejandro Asenjo, Casey Weltzin NI Berkeley, NI Austin National Instruments Corporation

More information

LabVIEW programming II

LabVIEW programming II FYS3240 PC-based instrumentation and microcontrollers LabVIEW programming II Spring 2016 Lecture #3 Bekkeng 18.01.2016 Dataflow programming With a dataflow model, nodes on a block diagram are connected

More information

DAQ & Control with PXI. Murali Ravindran Senior Product Manager

DAQ & Control with PXI. Murali Ravindran Senior Product Manager DAQ & Control with PXI Murali Ravindran Senior Product Manager Agenda What is PXI? Trigger with PXI Multicore Programming DAQ & Control with FPGA Instrumentation Timeline 1965 1987 1995 1997 Photo Courtesy

More information

WP 14 and Timing Sync

WP 14 and Timing Sync WP 14 and Timing Sync Eiscat Technical meeting 20131105 Leif Johansson National Instruments Eiscat Syncronisation Signal vs. Time-Based Synchronization Signal-Based Share Physical Clocks / Triggers Time-Based

More information

Portable Real-Time Code from PTIDES Models

Portable Real-Time Code from PTIDES Models Portable Real-Time Code from PTIDES Models Patricia Derler, John Eidson, Edward A. Lee, Slobodan Matic, Christos Stergiou, Michael Zimmer UC Berkeley Invited Talk Workshop on Time Analysis and Model-Based

More information

Synthesis of Distributed Real- Time Embedded Software

Synthesis of Distributed Real- Time Embedded Software Synthesis of Distributed Real- Time Embedded Software Edward A. Lee Robert S. Pepper Distinguished Professor UC Berkeley Keynote talk Electronic System Level Synthesis Conference June 5-6, 2011 San Diego,

More information

LabVIEW Communication Techniques for Distributed Applications

LabVIEW Communication Techniques for Distributed Applications LabVIEW Communication Techniques for Distributed Applications Agenda Intro: What is a Distributed Application? Part I: LabVIEW Communication Techniques Part II: Implementing Communication Tasks Distributed

More information

Approach to Enable Real-Time HPC. President, CEO and Cofounder National Instruments

Approach to Enable Real-Time HPC. President, CEO and Cofounder National Instruments Applying a Graphical System Design Approach to Enable Real-Time HPC Dr. James Truchard President, CEO and Cofounder National Instruments National Instruments Leaders for 30 years in Computer-Based Measurement

More information

Graphical System Design. David Fuller LabVIEW R&D Section Manager

Graphical System Design. David Fuller LabVIEW R&D Section Manager Graphical System Design David Fuller LabVIEW R&D Section Manager Agenda Visions Demo Order & time National Instruments Confidential 2 Virtual Instrumentation National Instruments Confidential 3 Virtual

More information

Scientific Instrumentation using NI Technology

Scientific Instrumentation using NI Technology Scientific Instrumentation using NI Technology Presented by, Raja Pillai Technical Consultant and Field Engineer National Instruments Australia Pty. Ltd. NI s Platform-Based Approach 2 The LabVIEW RIO

More information

Making the Most of your FPGA Design

Making the Most of your FPGA Design Making the Most of your FPGA Design Rejwan Ali Marketing Engineer Overview Introduction to Making the most Maintainability through Simulation Creating Scalable LVFPGA Reactor Pattern in LVFPGA Making the

More information

Improving the Performance of your LabVIEW Applications

Improving the Performance of your LabVIEW Applications Improving the Performance of your LabVIEW Applications 1 Improving Performance in LabVIEW Purpose of Optimization Profiling Tools Memory Optimization Execution Optimization 2 Optimization Cycle Benchmark

More information

Programming for the LabVIEW Real-Time Module Using LabWindows/CVI

Programming for the LabVIEW Real-Time Module Using LabWindows/CVI Application Note 182 Programming for the LabVIEW Real-Time Module Using LabWindows/CVI Introduction This document discusses using LabWindows/CVI to interface with RT Series hardware and to write DLLs to

More information

Using COTS Hardware with EPICS Through LabVIEW A Status Report. EPICS Collaboration Meeting Fall 2011

Using COTS Hardware with EPICS Through LabVIEW A Status Report. EPICS Collaboration Meeting Fall 2011 Using COTS Hardware with EPICS Through LabVIEW A Status Report EPICS Collaboration Meeting Fall 2011 EPICS Overview Experimental Physics and Industrial Control System (EPICS) Used to develop and implement

More information

LabVIEW programming II

LabVIEW programming II FYS3240-4240 Data acquisition & control LabVIEW programming II Spring 2018 Lecture #3 Bekkeng 14.01.2018 Dataflow programming With a dataflow model, nodes on a block diagram are connected to one another

More information

FPGA design with National Instuments

FPGA design with National Instuments FPGA design with National Instuments Rémi DA SILVA Systems Engineer - Embedded and Data Acquisition Systems - MED Region ni.com The NI Approach to Flexible Hardware Processor Real-time OS Application software

More information

MOIS Overview. 1. Developer Walkthrough

MOIS Overview. 1. Developer Walkthrough MOIS Overview The Modular Ocean Instrumentation System (MOIS) software was developed in the LabVIEW programming language. The software runs on a LabVIEW real-time target. The National Instruments produced

More information

PTIDES: A Discrete-Event-Based Programming Model for Distributed Embedded Systems

PTIDES: A Discrete-Event-Based Programming Model for Distributed Embedded Systems PTIDES: A Discrete-Event-Based Programming Model for Distributed Embedded Systems John C. Eidson Edward A. Lee Slobodan Matic Sanjit A. Seshia Jia Zou UC Berkeley Tutorial on Modeling and Analyzing Real-Time

More information

The LabVIEW FPGA course prepares you to design, debug, and implement efficient,

The LabVIEW FPGA course prepares you to design, debug, and implement efficient, HUMAN RESOURCES STAFF TRAINING SERVICE EPFL RI RH-F Phone : +41 21 693 34 30 Building BI Fax : +41 21 341 31 58 Station 7 CH-1015 Lausanne Website : http://sfp.epfl.ch LabVIEW, FPGA The LabVIEW FPGA course

More information

Increase Your Test Capabilities with Reconfigurable FPGA Technology

Increase Your Test Capabilities with Reconfigurable FPGA Technology Increase Your Test Capabilities with Reconfigurable FPGA Technology CTEA Electronics Symposium Ryan Verret Senior Product Manager FPGA Technology for Test National Instruments Graphical System Design A

More information

Designing Real-Time Control Applications Using LabVIEW and CompactRIO. Developer Days 2009

Designing Real-Time Control Applications Using LabVIEW and CompactRIO. Developer Days 2009 Designing Real-Time Control Applications Using LabVIEW and CompactRIO Developer Days 2009 Agenda CompactRIO Overview Technology Applications Real-Time Control Software Architecture Basic Process Control

More information

Developing Measurement and Control Applications with the LabVIEW FPGA Pioneer System

Developing Measurement and Control Applications with the LabVIEW FPGA Pioneer System Developing Measurement and Control Applications with the LabVIEW FPGA Pioneer System Introduction National Instruments is now offering the LabVIEW FPGA Pioneer System to provide early access to the new

More information

Chapter 2 LabVIEW FPGA

Chapter 2 LabVIEW FPGA Chapter 2 LabVIEW FPGA 2.1 Field-Programmable Gate Array (FPGA) An field-programmable gate array (FPGA) [1] is a device that contains a matrix of reconfigurable gate array logic circuitry. When an FPGA

More information

Application State Machine

Application State Machine Application State Machine Project In this tutorial, create a real, working program to help you learn how to develop programs for your own applications in the future. This tutorial guides you through writing

More information

COTS Technology for High Energy Physics Instrumentation Dr. James Truchard President, CEO, and Cofounder National Instruments

COTS Technology for High Energy Physics Instrumentation Dr. James Truchard President, CEO, and Cofounder National Instruments COTS Technology for High Energy Physics Instrumentation Dr. James Truchard President, CEO, and Cofounder National Instruments Corporate Background Leaders in Computer-based Measurement and Automation Long-term

More information

Introduction to LabVIEW and NI Hardware Platform

Introduction to LabVIEW and NI Hardware Platform Introduction to LabVIEW and NI Hardware Platform Corrie Botha Platform-Based Approach 2 With LabVIEW, You Can Program the Way You Think 3 With LabVIEW, You Can Program the Way You Think The graphical,

More information

Single-Path Programming on a Chip-Multiprocessor System

Single-Path Programming on a Chip-Multiprocessor System Single-Path Programming on a Chip-Multiprocessor System Martin Schoeberl, Peter Puschner, and Raimund Kirner Vienna University of Technology, Austria mschoebe@mail.tuwien.ac.at, {peter,raimund}@vmars.tuwien.ac.at

More information

Real-Time Component Software. slide credits: H. Kopetz, P. Puschner

Real-Time Component Software. slide credits: H. Kopetz, P. Puschner Real-Time Component Software slide credits: H. Kopetz, P. Puschner Overview OS services Task Structure Task Interaction Input/Output Error Detection 2 Operating System and Middleware Application Software

More information

The IEEE 1588 Standard

The IEEE 1588 Standard The IEEE 1588 Standard The IEEE 1588 Standard Synchronizing time between multiple computers in the network has always been a challenge. What is, in the first step, a trivial requirement to equip two or

More information

Time Synchronization Over Networks, IEEE 1588 and Applications

Time Synchronization Over Networks, IEEE 1588 and Applications Time Synchronization Over Networks, IEEE 1588 and Applications John C. Eidson University of California Berkeley eidson@eecs.berkeley.edu KTH Lecture May 28, 2015 Agenda! Applications of IEEE 1588! Background

More information

Hexapod Motion Controller with EtherCAT

Hexapod Motion Controller with EtherCAT Hexapod Motion Controller with EtherCAT Control a 6-Axis Positioning System via Fieldbus Interface C-887.53x Integration into an automation system Synchronous motion in 6 axes Cycle time 1 ms Commanding

More information

C x Hexapod Motion Controller

C x Hexapod Motion Controller C-887.52x Hexapod Motion Controller Compact Bench-Top Device for Controlling 6-Axis Systems Sophisticated controller using vector algorithms Commanding in Cartesian coordinates Changes of the reference

More information

LabVIEW Programming for a Multicore Environment. Stefan Kreuzer Applications Engineer National Instruments

LabVIEW Programming for a Multicore Environment. Stefan Kreuzer Applications Engineer National Instruments LabVIEW Programming for a Multicore Environment Stefan Kreuzer Applications Engineer National Instruments Agenda Overview of LabVIEW Multithreading Parallel Programming Techniques Real-Time Considerations

More information

Ethernet Time Transfer through a U.S. Commercial Optical Telecommunications Network WSTS 2015

Ethernet Time Transfer through a U.S. Commercial Optical Telecommunications Network WSTS 2015 Ethernet Time Transfer through a U.S. Commercial Optical Telecommunications Network WSTS 2015 Marc Weiss, mweiss@nist.gov, 303-497-3261 NIST Time and Frequency Division Lee Cosart, lee.cosart@microsemi.com,

More information

Communication Systems Design in Practice

Communication Systems Design in Practice Communication Systems Design in Practice Jacob Kornerup, Ph.D. LabVIEW R&D National Instruments A Word About National Instruments Annual Revenue: $1.14 billion Global Operations: Approximately 6,870 employees;

More information

Data Communication in LabVIEW

Data Communication in LabVIEW An Overview of Data Communication in LabVIEW Elijah Kerry LabVIEW Product Manager Certified LabVIEW Architect (CLA) Data Communication Options in LabVIEW 1. TCP and UDP 2. Network Streams 3. Shared Variables

More information

COTS Technology for High Energy Physics Instrumentation. Kevin Schultz Vice President, R&D National Instruments

COTS Technology for High Energy Physics Instrumentation. Kevin Schultz Vice President, R&D National Instruments COTS Technology for High Energy Physics Instrumentation Kevin Schultz Vice President, R&D National Instruments I invented nothing new. I simply assembled into a car the discoveries of other men behind

More information

Software Synthesis from Dataflow Models for G and LabVIEW

Software Synthesis from Dataflow Models for G and LabVIEW Software Synthesis from Dataflow Models for G and LabVIEW Hugo A. Andrade Scott Kovner Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 andrade@mail.utexas.edu

More information

ECU Measurement and Calibration in a Real-Time Test Environment. Roland Magolei National Instruments Engineering GmbH Embedded Networks

ECU Measurement and Calibration in a Real-Time Test Environment. Roland Magolei National Instruments Engineering GmbH Embedded Networks ECU Measurement and Calibration in a Real-Time Test Environment Roland Magolei National Instruments Engineering GmbH Embedded Networks Term Definitions What is ECU Calibration? Software Optimization of

More information

Precision Characterization of Ethernet Devices with LabVIEW Real-Time and FPGA

Precision Characterization of Ethernet Devices with LabVIEW Real-Time and FPGA Precision Characterization of Ethernet Devices with LabVIEW Real-Time and FPGA Author(s): David W. Lenkner, Ph.D., Senior Automation Systems Engineer, Data Science Automation, Inc. Timothy DC Nolan, Product

More information

Deterministic Execution of Ptides Programs

Deterministic Execution of Ptides Programs Deterministic Execution of Ptides Programs Patricia Derler Eidson John Goose Stuart Edward A. Lee Michael Zimmer Electrical Engineering and Computer Sciences University of California at Berkeley Technical

More information

Graphical System Design

Graphical System Design Graphical System Design Nancy Dib Marketing Manager 21 st Century Challenges Engineering Grand Challenges, NAE Advance health informatics Engineer the tools of scientific discovery Reverse-engineer the

More information

State of the Art Motion Control Solutions for 450mm Wafer Inspection Jason Goerges

State of the Art Motion Control Solutions for 450mm Wafer Inspection Jason Goerges State of the Art Motion Control Solutions for 450mm Wafer Inspection 1 Jason Goerges General Manager ACS Motion Control, Inc. Agenda ACS Introduction 450mm wafer inspection challenges and general motion

More information

Communication Systems Design in Practice

Communication Systems Design in Practice Communication Systems Design in Practice Jacob Kornerup, Ph.D. LabVIEW R&D National Instruments '87 '88 '89 '90 '91 '92 '93 '94 '95 '96 '97 '98 '99 '00 '01 '02 03 04 '05 '06 '07 '08 '09 '10 '11 '12 '13

More information

TOP Server V5 to MicroLogix Using DNP3 Ethernet Driver

TOP Server V5 to MicroLogix Using DNP3 Ethernet Driver TOP Server V5 to MicroLogix 1400 Using DNP3 Ethernet Driver Page 2 of 36 Table of Contents INTRODUCTION 3 CONFIGURING THE MICROLOGIX 1400 AS A DNP3 SLAVE 4 CONFIGURING TOP SERVER AS A DNP3 MASTER 9 TESTING

More information

ECE 3055: Final Exam

ECE 3055: Final Exam ECE 3055: Final Exam Instructions: You have 2 hours and 50 minutes to complete this quiz. The quiz is closed book and closed notes, except for one 8.5 x 11 sheet. No calculators are allowed. Multiple Choice

More information

Create Without Limits: Add the Power of User-Programmable FPGAs to Your Test Applications

Create Without Limits: Add the Power of User-Programmable FPGAs to Your Test Applications 1 Create Without Limits: Add the Power of User-Programmable FPGAs to Your Test Applications Farris Alhorr Business Development Manager RF & Wireless Comm farris.alhorr@ The Parameters of Instrumentation

More information

LabVIEW Real-Time Module Release and Upgrade Notes

LabVIEW Real-Time Module Release and Upgrade Notes LabVIEW Real-Time Module Release and Upgrade Notes Version 8.0 Contents This document provides installation instructions, system requirements, upgrade information, and descriptions of the new features

More information

ni.com Integrating EPICS and LabVIEW

ni.com Integrating EPICS and LabVIEW Integrating EPICS and LabVIEW Agenda Overview Channel Access (CA) Support LabVIEW EPICS CA Server LabVIEW EPICS CA Client EPICS IOC Support CompactRIO PXI 3 rd Party Options Questions and Answers 3 Overview

More information

EtherCAT or Ethernet for Motion Control

EtherCAT or Ethernet for Motion Control June-16 EtherCAT or Ethernet for Motion Control Choosing the Right Network Solution for your Application Intro Ethernet based bus solutions have become the dominant method of communications in the motion

More information

Update: Ethernet Time Transfer through a U.S. Commercial Optical Telecommunications Network ITSF 2016

Update: Ethernet Time Transfer through a U.S. Commercial Optical Telecommunications Network ITSF 2016 Update: Ethernet Time Transfer through a U.S. Commercial Optical Telecommunications Network ITSF 2016 Marc Weiss, mweiss@nist.gov, 303-497-3261 NIST Time and Frequency Division Lee Cosart, lee.cosart@microsemi.com,

More information

Distributed Systems. 05. Clock Synchronization. Paul Krzyzanowski. Rutgers University. Fall 2017

Distributed Systems. 05. Clock Synchronization. Paul Krzyzanowski. Rutgers University. Fall 2017 Distributed Systems 05. Clock Synchronization Paul Krzyzanowski Rutgers University Fall 2017 2014-2017 Paul Krzyzanowski 1 Synchronization Synchronization covers interactions among distributed processes

More information

How to Choose the Right Bus for Your Measurement System

How to Choose the Right Bus for Your Measurement System 1 How to Choose the Right Bus for Your Measurement System Overview When you have hundreds of different data acquisition (DAQ) devices to choose from on a wide variety of buses, it can be difficult to select

More information

EE249 Lab September 30 h, 2008 Hugo A. Andrade

EE249 Lab September 30 h, 2008 Hugo A. Andrade High-Level Development Tools Data Flow C Code Textual Math Modeling Statechart EE249 Lab September 30 h, 2008 Hugo A. Andrade Graphical System Design Platform Linux Macintosh Windows Real-Time FPGA Micro

More information

1. Consider the following page reference string: 1, 2, 3, 4, 2, 1, 5, 6, 2, 1, 2, 3, 7, 6, 3, 2, 1, 2, 3, 6.

1. Consider the following page reference string: 1, 2, 3, 4, 2, 1, 5, 6, 2, 1, 2, 3, 7, 6, 3, 2, 1, 2, 3, 6. 1. Consider the following page reference string: 1, 2, 3, 4, 2, 1, 5, 6, 2, 1, 2, 3, 7, 6, 3, 2, 1, 2, 3, 6. What will be the ratio of page faults for the following replacement algorithms - FIFO replacement

More information

LabVIEW Graphical Programming

LabVIEW Graphical Programming LabVIEW Graphical Programming Fourth Edition Gary W. Johnson Richard Jennings McGraw-Hill New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney

More information

ADVANCED USES OF THE WORLDFIP FIELDBUS FOR DIVERSE COMMUNICATIONS APPLICATIONS WITHIN THE LHC POWER CONVERTER CONTROL SYSTEM

ADVANCED USES OF THE WORLDFIP FIELDBUS FOR DIVERSE COMMUNICATIONS APPLICATIONS WITHIN THE LHC POWER CONVERTER CONTROL SYSTEM 10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, WE4B.3-2O (2005) ADVANCED USES OF THE WORLDFIP FIELDBUS FOR DIVERSE COMMUNICATIONS APPLICATIONS WITHIN

More information

Graphical System Design:

Graphical System Design: 1 Graphical System Design: Bringing Embedded Design to the Masses in Science and Engineering Hugo A. Andrade Principal Architect, Architecture and Technology Group Zach Nelson Academic Field Engineering

More information

Towards a new Timing System for Particle Accelerators

Towards a new Timing System for Particle Accelerators Towards a new Timing System for Particle Accelerators Overview of the work of the project interest group Patrick Loschmidt Austrian Academy of Sciences Intention Introduce you to the GMT renovation project

More information

Squeezing the Most Out of a Dentifrice Filling Application

Squeezing the Most Out of a Dentifrice Filling Application Squeezing the Most Out of a Dentifrice Filling Application Authors J. Duane McDonough, Business Development Manager, Data Science Automation Ryan W. Vallieu, Senior Measurement & Automation Consultant,

More information

GPS time synchronization system for T2K

GPS time synchronization system for T2K GPS time synchronization system for T2K Hans Berns and Jeff Wilkes University of Washington, Seattle SK Collaboration meeting Nov 8, 2007 11/8/07: GPS 1 11/8/07: GPS 2 T2K GPS Time Synchronization: overview

More information

Component-Based Design of Embedded Control Systems

Component-Based Design of Embedded Control Systems Component-Based Design of Embedded Control Systems Edward A. Lee & Jie Liu UC Berkeley with thanks to the entire Berkeley and Boeing SEC teams SEC PI Meeting Annapolis, May 8-9, 2001 Precise Mode Change

More information

PXDAC4800. Product Information Sheet. 1.2 GSPS 4-Channel Arbitrary Waveform Generator FEATURES APPLICATIONS OVERVIEW

PXDAC4800. Product Information Sheet. 1.2 GSPS 4-Channel Arbitrary Waveform Generator FEATURES APPLICATIONS OVERVIEW Product Information Sheet PXDAC4800 1.2 GSPS 4-Channel Arbitrary Waveform Generator FEATURES 4 AC-Coupled or DC-Coupled DAC Channel Outputs 14-bit Resolution @ 1.2 GSPS for 2 Channels or 600 MSPS for 4

More information

LabVIEW programming I

LabVIEW programming I FYS3240 PC-based instrumentation and microcontrollers LabVIEW programming I LabVIEW basics Spring 2017 Lecture #2 Bekkeng 16.01.2017 What is LabVIEW LabVIEW is a graphical programming environment G programming

More information

AN100 v1.4. EtherCAT network synchronization. Distributed clocks

AN100 v1.4. EtherCAT network synchronization. Distributed clocks AN100 v1.4 EtherCAT network synchronization Many EtherCAT systems benefit greatly from a tight synchronization of devices running on the network. Synchronization is particularly important when drives are

More information

Using the LabVIEW Shared Variable

Using the LabVIEW Shared Variable Using the LabVIEW Shared Variable Publish Date: Mar 04, 2012 Overview LabVIEW provides access to a wide variety of technologies for creating distributed applications. The shared variable introduced in

More information

Timing in Cyber Physical Systems. Marc Weiss, Ph.D. NIST, Time and Frequency Division WSTS 2015

Timing in Cyber Physical Systems. Marc Weiss, Ph.D. NIST, Time and Frequency Division WSTS 2015 Timing in Cyber Physical Systems Marc Weiss, Ph.D. mweiss@nist.gov NIST, Time and Frequency Division WSTS 2015 Timing in Cyber Physical Systems: Outline The term Timing used here as a general term: frequency,

More information

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT I OPERATING SYSTEMS

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT I OPERATING SYSTEMS UNIT I OPERATING SYSTEMS 1. Write a short note about [6+6M] a) Time services b) Scheduling Mechanisms 2. a) Explain the overview of Threads and Tasks. [6M] b) Draw the structure of Micro kernel and explain

More information

Tasks. Task Implementation and management

Tasks. Task Implementation and management Tasks Task Implementation and management Tasks Vocab Absolute time - real world time Relative time - time referenced to some event Interval - any slice of time characterized by start & end times Duration

More information

New Software-Designed Instruments

New Software-Designed Instruments 1 New Software-Designed Instruments Nicholas Haripersad Field Applications Engineer National Instruments South Africa Agenda What Is a Software-Designed Instrument? Why Software-Designed Instrumentation?

More information

IEEE 1588 Hardware Assist

IEEE 1588 Hardware Assist Freescale Technology Forum, June 2007 IEEE 1588 Hardware Assist Session ID: AZ317 Satoshi Iida Applications Engineering Manager Agenda IEEE 1588 Protocol Overview Synchronization Overview Why Create Another

More information

Propeller Control of Wind Tunnel Models

Propeller Control of Wind Tunnel Models Propeller Control of Wind Tunnel Models Martin Hasler RUAG Aviation CH-6032 Emmen +41 41 268 38 40 martin.hasler@ruag.com www.ruag.com Contents RUAG Aerodynamics Propeller Testing Propeller Control of

More information

Figure 3.174: Illustration of the code of the event f USB that plots an USB camera frame if the typed frame is under the acceptable limits (case 0)

Figure 3.174: Illustration of the code of the event f USB that plots an USB camera frame if the typed frame is under the acceptable limits (case 0) 107 Figure 3.174: Illustration of the code of the event f USB that plots an USB camera frame if the typed frame is under the acceptable limits (case 0) Typing the desired HS frame in the box f HS, it is

More information

Don t Think You Need an FPGA? Think Again!

Don t Think You Need an FPGA? Think Again! 1 Don t Think You Need an FPGA? Think Again! Arun Veeramani Senior Program Manager National Instruments Don t Think You Need an FPGA? Think Again! Goals for Today Define and explain FPGAs Address common

More information

ni.com Decisions Behind the Design: LabVIEW for CompactRIO Sample Projects

ni.com Decisions Behind the Design: LabVIEW for CompactRIO Sample Projects Decisions Behind the Design: LabVIEW for CompactRIO Sample Projects Agenda Keys to quality in a software architecture Software architecture overview I/O safe states Watchdog timers Message communication

More information

LabVIEW Real-Time Module Release Notes

LabVIEW Real-Time Module Release Notes LabVIEW Real-Time Module Release Notes Version 7.1 Contents Installation These release notes provide installation information, references to related documentation, descriptions of the new features, and

More information

GETTING STARTED NI 9501 C Series Stepper Drive Modules and NI SoftMotion Module

GETTING STARTED NI 9501 C Series Stepper Drive Modules and NI SoftMotion Module GETTING STARTED NI 9501 C Series Stepper Drive Modules and NI SoftMotion Module Note If you are a new user of LabVIEW or are unfamiliar with LabVIEW, refer to the Getting Started with LabVIEW manual for

More information

The Benefits of FPGA-Enabled Instruments in RF and Communications Test. Johan Olsson National Instruments Sweden AB

The Benefits of FPGA-Enabled Instruments in RF and Communications Test. Johan Olsson National Instruments Sweden AB The Benefits of FPGA-Enabled Instruments in RF and Communications Test Johan Olsson National Instruments Sweden AB 1 Agenda Introduction to FPGAs in test New FPGA-enabled test applications FPGA for test

More information

Graphical System Design. Jacob Kornerup, Ph.D. LabVIEW R&D National Instruments

Graphical System Design. Jacob Kornerup, Ph.D. LabVIEW R&D National Instruments Graphical System Design Jacob Kornerup, Ph.D. LabVIEW R&D National Instruments About me Ph.D. UT Computer Sciences 1997 Parallel, functional programming Assistant Professor 1997-99 ECE Dept. SMU, Dallas

More information

Wireless Communication Bluetooth, Timing

Wireless Communication Bluetooth, Timing Wireless Communication Bluetooth, Timing Amarjeet Singh February 22, 2012 Logistics Sample exam paper on the course website Group Project: Hardware nodes are with me. Software is still under development

More information

LabVIEW TM Real-Time 2: Architecting Embedded Systems Exercises

LabVIEW TM Real-Time 2: Architecting Embedded Systems Exercises LabVIEW TM Real-Time 2: Architecting Embedded Systems Exercises Course Software Version 2012 November 2012 Edition Part Number 325585B-01 LabVIEW Real-Time 2 Exercises Copyright 2010 2012 National Instruments

More information

ni.com/training Quizzes LabVIEW Core 1 ni.com/training Courses Skills learned: LabVIEW environment Certifications Skills tested: LabVIEW environment

ni.com/training Quizzes LabVIEW Core 1 ni.com/training Courses Skills learned: LabVIEW environment Certifications Skills tested: LabVIEW environment LabVIEW Core 1 What You Need To Get Started LabVIEW Core 1 Course Manual LabVIEW Core 1 Exercise Manual LabVIEW Core 1 Course CD Multifunction DAQ device GPIB interface DAQ Signal Accessory, wires, and

More information

LabVIEW programming I

LabVIEW programming I FYS3240 PC-based instrumentation and microcontrollers LabVIEW programming I LabVIEW basics Spring 2011 Lecture #2 Bekkeng 13.1.2011 Virtual Instruments LabVIEW programs are called virtual instruments,

More information

DIGITAL VS. ANALOG SIGNAL PROCESSING Digital signal processing (DSP) characterized by: OUTLINE APPLICATIONS OF DIGITAL SIGNAL PROCESSING

DIGITAL VS. ANALOG SIGNAL PROCESSING Digital signal processing (DSP) characterized by: OUTLINE APPLICATIONS OF DIGITAL SIGNAL PROCESSING 1 DSP applications DSP platforms The synthesis problem Models of computation OUTLINE 2 DIGITAL VS. ANALOG SIGNAL PROCESSING Digital signal processing (DSP) characterized by: Time-discrete representation

More information

IEEE 1588 PTP clock synchronization over a WAN backbone

IEEE 1588 PTP clock synchronization over a WAN backbone Whitepaper IEEE 1588 PTP clock synchronization over a WAN backbone A field study comparing PTP clock synchronization accuracy against GPS external time reference in a live production WAN environment Contents

More information

Using Software Transactional Memory In Interrupt-Driven Systems

Using Software Transactional Memory In Interrupt-Driven Systems Using Software Transactional Memory In Interrupt-Driven Systems Department of Mathematics, Statistics, and Computer Science Marquette University Thesis Defense Introduction Thesis Statement Software transactional

More information

Customized Off-The-Shelf Technologies Through Industry Research Facility Partnership

Customized Off-The-Shelf Technologies Through Industry Research Facility Partnership Customized Off-The-Shelf Technologies Through Industry Research Facility Partnership Dr. James Truchard President, CEO & Cofounder National Instruments Today s Engineering Challenges Doing more with less

More information

LabVIEW Based Embedded Design [First Report]

LabVIEW Based Embedded Design [First Report] LabVIEW Based Embedded Design [First Report] Sadia Malik Ram Rajagopal Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 malik@ece.utexas.edu ram.rajagopal@ni.com

More information

High-Value PXI Embedded Controller for Windows. High-Value Embedded Controllers for PXI Express NI PXI-8101, NI PXI NI PXIe-8101, NI PXIe-8102

High-Value PXI Embedded Controller for Windows. High-Value Embedded Controllers for PXI Express NI PXI-8101, NI PXI NI PXIe-8101, NI PXIe-8102 High-Value PXI Embedded Controller for Windows NI PXI-8101, NI PXI-8102 2.0 GHz single-core for PXI-8101, 1.9 GHz dual-core for PXI-8102 1 GB (1 x 1 GB DIMM) 800 MHz DDR2 RAM standard, 4 GB (1 x 4 GB DIMMs)

More information

LabVIEW 2009 Real-Time & FPGA 最新技術剖析. National Instruments 美商國家儀器 行銷部技術經理吳維翰

LabVIEW 2009 Real-Time & FPGA 最新技術剖析. National Instruments 美商國家儀器 行銷部技術經理吳維翰 LabVIEW 2009 Real-Time & FPGA 最新技術剖析 National Instruments 美商國家儀器 行銷部技術經理吳維翰 LabVIEW RT 2009 Agenda NI Real-Time Hypervisor MathScript RT RT System Backup and Restore crio Streaming API LabVIEW FPGA 2009

More information

EECS Berkeley EE249 LabVIEW Framework. Hugo A. Andrade Principal Architect LabVIEW Platform & Real Time Group

EECS Berkeley EE249 LabVIEW Framework. Hugo A. Andrade Principal Architect LabVIEW Platform & Real Time Group EECS Berkeley EE249 LabVIEW Framework Hugo A. Andrade Principal Architect LabVIEW Platform & Real Time Group Agenda Overview of NI Tools LabVIEW Intro Framework Parallel programming From multi-core to

More information

System Automation Masters

System Automation Masters System Automation Masters on Industrial Ethernet Net works PowerLink Profinet RT & IRT EtherCAT Mechatrolink III P r o d u c t F e a t u r e s DSPowerLink Ethernet PowerLink Master Motion Controller and

More information

DAQ SYSTEM FOR GYROLASER

DAQ SYSTEM FOR GYROLASER Bachir Bouhadef 1 Analog input channels : Icw, Iccw and Sagnac @ 5 khz. Control parameters ( >10 ) @ 1 Hz. Sagnac Icw Iccw 2 NI PXI-8106 RT : 2.16 GHz Intel Core 2 Duo T7400 With LabVIEW Real-Time 3 What

More information

JavaScript Zero. Real JavaScript and Zero Side-Channel Attacks. Michael Schwarz, Moritz Lipp, Daniel Gruss

JavaScript Zero. Real JavaScript and Zero Side-Channel Attacks. Michael Schwarz, Moritz Lipp, Daniel Gruss JavaScript Zero Real JavaScript and Zero Side-Channel Attacks Michael Schwarz, Moritz Lipp, Daniel Gruss 20.02.2018 www.iaik.tugraz.at 1 Michael Schwarz, Moritz Lipp, Daniel Gruss www.iaik.tugraz.at Outline

More information

CPU Scheduling. Operating Systems (Fall/Winter 2018) Yajin Zhou ( Zhejiang University

CPU Scheduling. Operating Systems (Fall/Winter 2018) Yajin Zhou (  Zhejiang University Operating Systems (Fall/Winter 2018) CPU Scheduling Yajin Zhou (http://yajin.org) Zhejiang University Acknowledgement: some pages are based on the slides from Zhi Wang(fsu). Review Motivation to use threads

More information

White Rabbit: Sub-Nanosecond Timing Distribution over Ethernet

White Rabbit: Sub-Nanosecond Timing Distribution over Ethernet White Rabbit: Sub-Nanosecond Timing Distribution over Ethernet Pedro Moreira, Javier Serrano, Tomasz Wlostowski Beams Department CERN Geneva, Switzerland {pedro.moreira, javier.serrano, tomasz.wlostowski}@cern.ch

More information

Detector Control LHC

Detector Control LHC Detector Control Systems @ LHC Matthias Richter Department of Physics, University of Oslo IRTG Lecture week Autumn 2012 Oct 18 2012 M. Richter (UiO) DCS @ LHC Oct 09 2012 1 / 39 Detectors in High Energy

More information

Properties of Processes

Properties of Processes CPU Scheduling Properties of Processes CPU I/O Burst Cycle Process execution consists of a cycle of CPU execution and I/O wait. CPU burst distribution: CPU Scheduler Selects from among the processes that

More information

Predictable Timing of Cyber-Physical Systems Future Research Challenges

Predictable Timing of Cyber-Physical Systems Future Research Challenges Predictable Timing of Cyber- Systems Future Research Challenges DREAMS Seminar, EECS, UC Berkeley January 17, 2012 David Broman EECS Department UC Berkeley, USA Department of Computer and Information Science

More information

Introduction to Parallel Performance Engineering

Introduction to Parallel Performance Engineering Introduction to Parallel Performance Engineering Markus Geimer, Brian Wylie Jülich Supercomputing Centre (with content used with permission from tutorials by Bernd Mohr/JSC and Luiz DeRose/Cray) Performance:

More information