Welcome. Altera Technology Roadshow 2013
|
|
|
- Alexis Byrd
- 5 years ago
- Views:
Transcription
1 Welcome Altera Technology Roadshow 2013
2 Altera at a Glance Founded in Silicon Valley, California in 1983 Industry s first reprogrammable logic semiconductors $1.78 billion in 2012 sales Over 2,900 employees Leading supplier of FPGAs, ASICs, and CPLDs 2
3 Altera Around the World Global Offices Serving Over 13,000 Customers Headquarters R&D and Sales Offices Distribution and Sales Representative Offices 3
4 Innovation Leader Across Industries Industrial and Automotive Communications Automation and Process Control PLC and I/O Modules, Motion and Motor Control, Industrial Networking, Sensor/Encoder Interfaces Networking Switches, Routers Building Control and Security Video Surveillance, Access Control, HVAC Control Wireline Optical Metro Access Automotive Displays, Infotainment, Driver Assistance Wireless Remote Radio Head, Basestations, Wireless LAN Smart Energy Smart Grid/Meter, Energy Management, Power Distribution Broadcast Studio, Satellite, Broadcasting Military and Aerospace Military and Aerospace Computing, Consumer, Storage, Test, and Medical Intelligence EW/Radar Deep Packet Inspection, Data Analysis, High Performance Computing, Acceleration, Access Counter-IED, Jammers, Decoys, Early Warning Radar; Airborne, Ship-Borne and Stationary Radar Computer and Storage Consumer Servers, RAID, High Performance Computing, Flash Storage, MFP Displays, Set-Top-Boxes Secure Communications In-Line Network Encryptors; Airborne, Vehicular, Tower and Tactical Radios Test IP Video Testers, Protocol Testers Guidance & Control Aircraft, Missile, Vehicle and Robot Guidance and Control, Instrumentation Clusters Medical CT Equipment, Ultrasound 4
5 Performance and Features Innovation Leader Across the Board Design Software, Embedded Processing, Intellectual Property (IP), and Development Kits Cost Optimized for Performance, Productivity, Power, and Price 5
6 Altera in the News June 10, 2013 Altera Announces Breakthrough Advantages with Generation 10 May 21, 2013 Altera Stratix V GX FPGAs Achieve PCIe Gen3 Compliance and Listing on PCI-SIG Integrators List May 14, 2013 Altera to Deliver Breakthrough Power Solutions for FPGAs with Acquisition of Power Technology Innovator Enpirion May 06, 2013 Altera Opens the World of FPGAs to Software Programmers with Broad Availability of SDK and Off-the-Shelf Boards for OpenCL May 06, 2013 Altera Quartus II Software v13.0 Enables World s Fastest FPGA Designs April 22, 2013 Altera Announces Availability of Cyclone V SoC Development Kit April 15, 2013 Altera and TSMC Collaborate on 55 nm EmbFlash Process 6
7 Capabilities Breakthrough with Generation 10 Stratix 10 Intel 14nm Tri-Gate High End FPGAs & SoCs Breakthrough performance with Intel 2 nd generation FinFET and architectural innovations Arria 10 TSMC 20nm SoC High End, Mid Range FPGAs & SoCs Highest performance and lowest power mid-range FPGAs and SoCs Next-Gen Low Cost - TSMC 55 nm EmbFlash Low Cost FPGAs Non-volatile, lowest cost per I/O CPLD and FPGA platform Time Tailored to deliver optimized capabilities to meet a broad range of applications 7
8 Breakthrough Power Solutions Faster time-to-market Pre-validated, easyto-use solutions Frees up board space Smaller footprint Higher performance High efficiency and low noise Increased system reliability Fewer components 8
9 Features & Performance Breakthrough SoC Roadmap 1st Generation Processor System 28 nm TSMC 2nd Generation Processor System 20 nm TSMC 3rd Generation Processor System 14 nm Intel Tri-Gate Ultra high-performance processor system 1.5 GHz Dual ARM Cortex -A9 MPCore 800 MHz Dual ARM Cortex -A9 MPCore 9
10 Breakthrough Productivity Hardware Designer DSP Designer Software Developer Altera for SDK OpenCL Industry s Fastest Compile Time 8X Speed Up Industry s Only Model-Based, Performance-Driven HLS Tool Industry s Only FPGA-Adaptive Debug Industry s Only OpenCL Solution for FPGAs 10
11 Altera SDK for OpenCL
12 Today s News Altera today announces its SDK for OpenCL Altera Joins Khronos Group Altera working with Proof of Concept Customers Altera Opens OpenCL Early Access Program Altera announces SDK for OpenCL OpenCL allows software developers to boost system performance by using an FPGA s massively parallel architecture Increases designer productivity by raising the level of design abstraction 12
13 Performance Challenge Performance Wanted Multimedia HD Video Processing Image processing Performance Challenges Medical Medical imaging Bio informatics Military Radar image processing Persistent surveillance High-Performance Computing Financial Modeling Big data analytics Scientific computing FPGAs DSPs Single Core CPU Multiple Cores CPUs 100s of Cores General- Purpose GPUs 13
14 Altera Is Driving Silicon Convergence General Processors Need for Efficiency» FPGAs FPGA Combines the Best of All Four + FPGA Application-Specific «Need for Flexibility µp DSP µp ASIC ASIC ASSP FPGA DSP ASSP 14 Software programmable Great flexibility Poor power efficiency Hardware and software programmable Great flexibility Good power efficiency = Microprocessor + DSP + Application-Specific IP + Programmable Fabric Not programmable, hard wired Inflexible Great power efficiency Many contain embedded processors
15 OpenCL for Heterogeneous Solutions C-based language with extensions: Standard C Language Altera OpenCL C extensions (adds parallelism to C) API (Open standard for different devices) Programming model supports parallelism in heterogeneous systems CPU/GPU/FPGA Processor main( ) main( ) main( ) { { { for( ) for( ) for( { ) { } { } } OpenCL Host Program + Kernels Compiler Hardware Accelerator 15
16 Introducing Altera SDK for OpenCL OpenCL Host Program + Kernels Standard C Compiler SDK for OpenCL x86 Executable File Binary Programming File 16
17 Accelerating Performance with SoC FPGAs Single-Chip OpenCL Solution: SoC = ARM + FPGA Hard Processor System ARM Cortex-A9 ARM Cortex-A9 Integration Enables: Higher bandwidth and lower latency between FPGA and processor - >125Gbps Interconnect Processor integration reduces system cost >125 Gbps FPGA 17
18 Benefits of Altera OpenCL for FPGA Superior Design Productivity Quick and easy evaluation of different solutions Fast development / debug / optimization cycles Faster time-to-market Higher Performance >9X greater performance vs CPU alone running a Monte-Carlo Black Scholes simulation Improved Power Savings >5X performance/watt vs GPU-based heterogeneous systems running a document search algorithm Greater Portability Reuse across multiple platforms, multiple generations x86 Standard C Compiler Executable File OpenCL Host Program + Kernels SDK for OpenCL Binary Programming File 18
19 Welcome Altera Technology Roadshow 2013
Altera SDK for OpenCL
Altera SDK for OpenCL A novel SDK that opens up the world of FPGAs to today s developers Altera Technology Roadshow 2013 Today s News Altera today announces its SDK for OpenCL Altera Joins Khronos Group
Cover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
Cover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
OCP Engineering Workshop - Telco
OCP Engineering Workshop - Telco Low Latency Mobile Edge Computing Trevor Hiatt Product Management, IDT IDT Company Overview Founded 1980 Workforce Approximately 1,800 employees Headquarters San Jose,
Leveraging the Intel HyperFlex FPGA Architecture in Intel Stratix 10 Devices to Achieve Maximum Power Reduction
white paper FPGA Leveraging the Intel HyperFlex FPGA Architecture in Intel Stratix 1 s to Achieve Maximum Reduction devices leverage the innovative Intel HyperFlex FPGA architecture to achieve power savings
Expect a Breakthrough Advantage in Next- Generation FPGAs
Expect a Breakthrough Advantage in Next- Generation FPGAs WP-01199-1.0 White Paper This white paper covers examples of why telecommunication bandwidth and the infrastructure behind it is driving FPGA capabilities,
Introducing the FX-14 ASIC Design System. Embargoed until November 10, 2015
Introducing the FX-14 ASIC Design System Embargoed until November 10, 2015 Market Forces Are Driving Need for a New Breed of Semiconductor By 2019: Bandwidth Roughly one million minutes of video will cross
Accelerating Data Center Workloads with FPGAs
Accelerating Data Center Workloads with FPGAs Enno Lübbers NorCAS 2017, Linköping, Sweden Intel technologies features and benefits depend on system configuration and may require enabled hardware, software
Flash Controller Solutions in Programmable Technology
Flash Controller Solutions in Programmable Technology David McIntyre Senior Business Unit Manager Computer and Storage Business Unit Altera Corp. dmcintyr@altera.com Flash Memory Summit 2012 Santa Clara,
FPGAs in 2032: Challenges & Opportunities in the Next 20 Years
FPGAs in 2032: Challenges & Opportunities in the Next 20 Years Jean-Michel Vuillamy Field Applications Engineering Manager Altera South EMEA June 15, 2012 ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE,
Higher Level Programming Abstractions for FPGAs using OpenCL
Higher Level Programming Abstractions for FPGAs using OpenCL Desh Singh Supervising Principal Engineer Altera Corporation Toronto Technology Center ! Technology scaling favors programmability CPUs."#/0$*12'$-*
Xilinx Corporate Overview
Xilinx Corporate Overview Safe Harbor Disclaimer During the course of this presentation, we may provide projections or other forward-looking statements regarding future events and/or future financial performance.
One Size Does Not Fit All
One Size Does Not Fit All What do you do when system performance demands threaten to increase power consumption and cost? What happens if you ve got the power you need but not the performance? Wouldn t
Growth outside Cell Phone Applications
ARM Introduction Growth outside Cell Phone Applications ~1B units shipped into non-mobile applications Embedded segment now accounts for 13% of ARM shipments Automotive, microcontroller and smartcards
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs WP-01146-1.2 White Paper Since their introduction in the mid-1980s and across all end markets, CPLDs have been design
Integrating CPU and GPU, The ARM Methodology. Edvard Sørgård, Senior Principal Graphics Architect, ARM Ian Rickards, Senior Product Manager, ARM
Integrating CPU and GPU, The ARM Methodology Edvard Sørgård, Senior Principal Graphics Architect, ARM Ian Rickards, Senior Product Manager, ARM The ARM Business Model Global leader in the development of
Five Ways to Build Flexibility into Industrial Applications with FPGAs
GM/M/A\ANNETTE\2015\06\wp-01154- flexible-industrial.docx Five Ways to Build Flexibility into Industrial Applications with FPGAs by Jason Chiang and Stefano Zammattio, Altera Corporation WP-01154-2.0 White
24th MONDAY. Overview 2018
24th MONDAY Overview 2018 Imagination: your route to success At Imagination, we create and license market-leading processor solutions for graphics, vision & AI processing, and multi-standard communications.
Cost-Optimized Backgrounder
Cost-Optimized Backgrounder A Cost-Optimized FPGA & SoC Portfolio for Part or All of Your System Optimizing a system for cost requires analysis of every silicon device on the board, particularly the high
DSP. Mike Hames. Senior Vice President Application-Specific Products
Mike Hames Senior Vice President Application-Specific Products Breadth of Applications Drive Market Growth 15 Programmable Market 13% CAGR 7 6 Programmable Market Share 1 5 22 23 24 25 26 $B % 4 5 3 2
Maximizing heterogeneous system performance with ARM interconnect and CCIX
Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable
Gen-Z Memory-Driven Computing
Gen-Z Memory-Driven Computing Our vision for the future of computing Patrick Demichel Distinguished Technologist Explosive growth of data More Data Need answers FAST! Value of Analyzed Data 2005 0.1ZB
SoC FPGAs. Your User-Customizable System on Chip Altera Corporation Public
SoC FPGAs Your User-Customizable System on Chip Embedded Developers Needs Low High Increase system performance Reduce system power Reduce board size Reduce system cost 2 Providing the Best of Both Worlds
easic Technology & Nextreme Architecture
easic Technology & Nextreme Architecture Tomer Kabakov Director of Sales tomer@easic.com Tel: 054-4304032 1 easic at a Glance Fabless Semiconductor Company Provider of Structured ASIC Products Founded
SoC FPGAs Fuel Next Generation of IoT, Data Center and Communications Infrastructure Applications through Power Efficient Processing
SoC FPGAs Fuel Next Generation of IoT, Data Center and Communications Infrastructure Applications through Power Efficient Processing By Jag Bolaria Principal Analyst September 2015 www.linleygroup.com
Predicting the Next Wave of Semiconductor Growth
Predicting the Next Wave of Semiconductor Growth Wally Rhines President and CEO Mentor, a Siemens Business January 16, 2018 Electronic Equipment Revenue ($Billions) New Semiconductor Applications Drive
Zynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
Achieving Lowest System Cost with Midrange 28-nm FPGAs
Achieving Lowest System Cost with Midrange 28-nm FPGAs WP-01175-1.0 White Paper As electronic products increase in complexity and capability, the cost to develop and support them also increases from a
H.264 AVC 4k Decoder V.1.0, 2014
SOC H.264 AVC 4k Video Decoder Datasheet System-On-Chip (SOC) Technologies 1. Key Features 1. Profile: High profile 2. Resolution: 4k (3840x2160) 3. Frame Rate: up to 60fps 4. Chroma Format: 4:2:0 or 4:2:2
Energy Efficient K-Means Clustering for an Intel Hybrid Multi-Chip Package
High Performance Machine Learning Workshop Energy Efficient K-Means Clustering for an Intel Hybrid Multi-Chip Package Matheus Souza, Lucas Maciel, Pedro Penna, Henrique Freitas 24/09/2018 Agenda Introduction
Zhang Tianfei. Rosen Xu
Zhang Tianfei Rosen Xu Agenda Part 1: FPGA and OPAE - Intel FPGAs and the Modern Datacenter - Platform Options and the Acceleration Stack - FPGA Hardware overview - Open Programmable Acceleration Engine
Takashi Shono, Ph.D. Intel 5G Tokyo Bay Summit 2017
Takashi Shono, Ph.D. Intel Corporation @ 5G Tokyo Bay Summit 2017 Legal disclaimers Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or
IoT Market: Three Classes of Devices
IoT Market: Three Classes of Devices Typical Silicon BOM PC-Like Embedded Devices ~100 million units ATM, Retail Point of Service Intel Core $100+ Smart Things ~800 million units PLC, Edge Gateway, Thermostat
CCIX: a new coherent multichip interconnect for accelerated use cases
: a new coherent multichip interconnect for accelerated use cases Akira Shimizu Senior Manager, Operator relations Arm 2017 Arm Limited Arm 2017 Interconnects for different scale SoC interconnect. Connectivity
Simplify System Complexity
Simplify System Complexity With the new high-performance CompactRIO controller Fanie Coetzer Field Sales Engineer Northern South Africa 2 3 New control system CompactPCI MMI/Sequencing/Logging FieldPoint
Cyclone III LS FPGAs Altera Corporation Public
Cyclone III LS FPGAs Introducing Cyclone III LS Devices Low power 200K LE for under 0.25 Watt TSMC 60-nm low-power (LP) process Quartus II software power-aware design flow Broadcast Industrial Military
Introduction to Embedded Systems
Introduction to Embedded Systems Minsoo Ryu Hanyang University Outline 1. Definition of embedded systems 2. History and applications 3. Characteristics of embedded systems Purposes and constraints User
CPU Agnostic Motherboard design with RapidIO Interconnect in Data Center
Agnostic Motherboard design with RapidIO Interconnect in Data Center Devashish Paul Senior Product Manager IDT Chairman RapidIO Trade Association: Marketing Council 2013 RapidIO Trade Association Agenda
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
Multimedia Convergence & ACCI Sector Overview
Multimedia Convergence & ACCI Sector Overview Philippe Lambinet General Manager, Home Entertainment & Displays Group ACCI Focus Applications Automotive Computer & Communication Infrastructure Home Entertainment
Samsung System LSI Business
Samsung System LSI Business NS (Stephen) Woo, Ph.D. President & GM of System LSI Samsung Electronics 0/32 Disclaimer The materials in this report include forward-looking statements which can generally
So you think developing an SoC needs to be complex or expensive? Think again
So you think developing an SoC needs to be complex or expensive? Think again Phil Burr Senior product marketing manager CPU Group NMI - Silicon to Systems: Easy Access ASIC 23 November 2016 Innovation
Silicon Labs Corporate Overview
Silicon Labs Corporate Overview APRIL 2018 The leader in silicon, software and solutions for a smarter, more connected world. A World-Class Design Culture In 1996, a visionary group of engineers pioneered
Rich Sevcik Executive Vice President, Xilinx APAC: RS _January 05
System on a Chip Technologies Rich Sevcik Executive Vice President, Xilinx A Top-Ranking Company Forbes Best Managed Semiconductor Company (2004) FORTUNE Best Companies to Work For (2001-2004) Highest
Cloud Acceleration with FPGA s. Mike Strickland, Director, Computer & Storage BU, Altera
Cloud Acceleration with FPGA s Mike Strickland, Director, Computer & Storage BU, Altera Agenda Mission Alignment & Data Center Trends OpenCL and Algorithm Acceleration Networking Acceleration Data Access
Differentiation in Flexible Data Center Interconnect
Differentiation in Flexible Data Center Interconnect Industry Leadership Momentum Founded 1984 20,000 customers $238B FY15 revenue 3,500 employees world wide >55% Market segment share 3500+ Patents 60
World s most advanced data center accelerator for PCIe-based servers
NVIDIA TESLA P100 GPU ACCELERATOR World s most advanced data center accelerator for PCIe-based servers HPC data centers need to support the ever-growing demands of scientists and researchers while staying
Exploring System Coherency and Maximizing Performance of Mobile Memory Systems
Exploring System Coherency and Maximizing Performance of Mobile Memory Systems Shanghai: William Orme, Strategic Marketing Manager of SSG Beijing & Shenzhen: Mayank Sharma, Product Manager of SSG ARM Tech
RapidIO.org Update. Mar RapidIO.org 1
RapidIO.org Update rickoco@rapidio.org Mar 2015 2015 RapidIO.org 1 Outline RapidIO Overview & Markets Data Center & HPC Communications Infrastructure Industrial Automation Military & Aerospace RapidIO.org
White Paper Low-Cost FPGA Solution for PCI Express Implementation
White Paper Introduction PCI Express is rapidly establishing itself as the successor to PCI, providing higher performance, increased flexibility, and scalability for next-generation systems, as well as
Chapter 1 Overview of Digital Systems Design
Chapter 1 Overview of Digital Systems Design SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 8, 2017 Why Digital Design? Many times, microcontrollers
Simplify System Complexity
1 2 Simplify System Complexity With the new high-performance CompactRIO controller Arun Veeramani Senior Program Manager National Instruments NI CompactRIO The Worlds Only Software Designed Controller
RapidIO.org Update.
RapidIO.org Update rickoco@rapidio.org June 2015 2015 RapidIO.org 1 Outline RapidIO Overview Benefits Interconnect Comparison Ecosystem System Challenges RapidIO Markets Data Center & HPC Communications
DesignWare IP for IoT SoC Designs
DesignWare IP for IoT SoC Designs The Internet of Things (IoT) is connecting billions of intelligent things at our fingertips. The ability to sense countless amounts of information that communicates to
Design Once with Design Compiler FPGA
Design Once with Design Compiler FPGA The Best Solution for ASIC Prototyping Synopsys Inc. Agenda Prototyping Challenges Design Compiler FPGA Overview Flexibility in Design Using DC FPGA and Altera Devices
Silicon Labs Corporate Overview
Silicon Labs Corporate Overview MARCH 2018 The leader in silicon, software and solutions for a smarter, more connected world. A World-Class Design Culture In 1996, a visionary group of engineers pioneered
WAVE ONE MAINFRAME WAVE THREE INTERNET WAVE FOUR MOBILE & CLOUD WAVE TWO PERSONAL COMPUTING & SOFTWARE Arm Limited
WAVE ONE MAINFRAME WAVE THREE INTERNET WAVE FOUR MOBILE & CLOUD WAVE TWO PERSONAL COMPUTING & SOFTWARE Artificial Intelligence Fifth wave Data-driven computing era IoT Generating data 5G 5G Transporting
The Benefits of GPU Compute on ARM Mali GPUs
The Benefits of GPU Compute on ARM Mali GPUs Tim Hartley 1 SEMICON Europa 2014 ARM Introduction World leading semiconductor IP Founded in 1990 1060 processor licenses sold to more than 350 companies >
S32K Microcontroller Press Pack
S32K Microcontroller Press Pack EMBARGO UNTIL JUNE 23 at 7a.m. EDT Karl Leiss Product Manager Automotive Microcontrollers J U N. 2 3. 2 0 1 5 TM External Use Freescale S32K Automotive Microcontroller Automotive
Embedded Intel Atom Processorbased Platforms Introduction
Embedded Intel Atom Processorbased Platforms Introduction Intel Atom Processor E6xx & E6x5C Series Hands-On Training Event Q1 2011 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION
Introduction to ASIC Design
Introduction to ASIC Design Victor P. Nelson ELEC 5250/6250 CAD of Digital ICs Design & implementation of ASICs Oops Not these! Application-Specific Integrated Circuit (ASIC) Developed for a specific application
FPGA system development What you need to think about. Frédéric Leens, CEO
FPGA system development What you need to think about Frédéric Leens, CEO About Byte Paradigm 2005 : Founded by 3 ASIC-SoC-FPGA engineers as a Design Center for high-end FPGA and board design. 2007 : GP
ARISTA: Improving Application Performance While Reducing Complexity
ARISTA: Improving Application Performance While Reducing Complexity October 2008 1.0 Problem Statement #1... 1 1.1 Problem Statement #2... 1 1.2 Previous Options: More Servers and I/O Adapters... 1 1.3
MILITARY ANTI-TAMPERING SOLUTIONS USING PROGRAMMABLE LOGIC
MILITARY ANTI-TAMPERING SOLUTIONS USING PROGRAMMABLE LOGIC Charlie Jenkins (Altera, San Jose, California, chjenkin@altera.com) Christian Plante (Altera, San Jose, California, cplante@altera.com) ABSTRACT
Field Programmable Gate Array (FPGA) Devices
Field Programmable Gate Array (FPGA) Devices 1 Contents Altera FPGAs and CPLDs CPLDs FPGAs with embedded processors ACEX FPGAs Cyclone I,II FPGAs APEX FPGAs Stratix FPGAs Stratix II,III FPGAs Xilinx FPGAs
FPGA Adaptive Software Debug and Performance Analysis
white paper Intel Adaptive Software Debug and Performance Analysis Authors Javier Orensanz Director of Product Management, System Design Division ARM Stefano Zammattio Product Manager Intel Corporation
Silicon Image HD Connectivity That Just Works
Needham January 2014 Silicon Image HD Connectivity That Just Works Safe Harbor Except for historical information contained herein, this presentation contains forward-looking statements within the meaning
Enabling Impactful DSP Designs on FPGAs with Hardened Floating-Point Implementation
white paper FPGA Enabling Impactful DSP Designs on FPGAs with Hardened Floating-Point Implementation Hardened floating-point DSP implementations enable algorithmic performance and faster time to market
Stacked Silicon Interconnect Technology (SSIT)
Stacked Silicon Interconnect Technology (SSIT) Suresh Ramalingam Xilinx Inc. MEPTEC, January 12, 2011 Agenda Background and Motivation Stacked Silicon Interconnect Technology Summary Background and Motivation
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink. Robert Kaye
Building High Performance, Power Efficient Cortex and Mali systems with ARM CoreLink Robert Kaye 1 Agenda Once upon a time ARM designed systems Compute trends Bringing it all together with CoreLink 400
White Paper Understanding 40-nm FPGA Solutions for SATA/SAS
White Paper Understanding 40-nm Solutions for /SAS This white paper describes the and SAS protocols, how the protocols are used, explains the value and SAS in terms of usage in an, and illustrates how
System-on-Chip Architecture for Mobile Applications. Sabyasachi Dey
System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution
Intel PSG (Altera) Enabling the SKA Community. Lance Brown Sr. Strategic & Technical Marketing Mgr.
Intel PSG (Altera) Enabling the SKA Community Lance Brown Sr. Strategic & Technical Marketing Mgr. lbrown@altera.com, 719-291-7280 Agenda Intel Programmable Solutions Group (Altera) PSG s COTS Strategy
QorIQ T4 Family of Processors. Our highest performance processor family. freescale.com
of Processors Our highest performance processor family freescale.com Application Brochure QorIQ Communications Platform: Scalable Processing Performance Overview The QorIQ communications processors portfolio
«Real Time Embedded systems» Multi Masters Systems
«Real Time Embedded systems» Multi Masters Systems rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours rene.beuchat@hesge.ch LSN/hepia Prof. HES 1 Multi Master on Chip On a System On Chip, Master can
Fast Hardware For AI
Fast Hardware For AI Karl Freund karl@moorinsightsstrategy.com Sr. Analyst, AI and HPC Moor Insights & Strategy Follow my blogs covering Machine Learning Hardware on Forbes: http://www.forbes.com/sites/moorinsights
Common Platform Ecosystem Enablement
Joe Abler Common Platform Ecosystem Enablement IBM provides a complete Foundry solution Innovative technology Leadership road map with advanced SiGe & RF offerings Leading-edge CMOS process development
Building blocks for 64-bit Systems Development of System IP in ARM
Building blocks for 64-bit Systems Development of System IP in ARM Research seminar @ University of York January 2015 Stuart Kenny stuart.kenny@arm.com 1 2 64-bit Mobile Devices The Mobile Consumer Expects
Signal Conversion in a Modular Open Standard Form Factor. CASPER Workshop August 2017 Saeed Karamooz, VadaTech
Signal Conversion in a Modular Open Standard Form Factor CASPER Workshop August 2017 Saeed Karamooz, VadaTech At VadaTech we are technology leaders First-to-market silicon Continuous innovation Open systems
Introduction of the Research Based on FPGA at NICS
Introduction of the Research Based on FPGA at NICS Rong Luo Nano Integrated Circuits and Systems Lab, Department of Electronic Engineering, Tsinghua University Beijing, 100084, China 1 luorong@tsinghua.edu.cn
Industry Collaboration and Innovation
Industry Collaboration and Innovation Industry Landscape Key changes occurring in our industry Historical microprocessor technology continues to deliver far less than the historical rate of cost/performance
Picasso Panel Thinking Beyond 5 G David Corman
Picasso Panel Thinking Beyond 5 G David Corman Program Director Directorate for Computer and Information Science and Engineering National Science Foundation June 19, 2018 Some Motivation: Toward Smart
Altera Investor Meeting. November 18, 2013
Altera Investor Meeting November 18, 2013 Forward-Looking Statements Statements in this presentation that are not historical are "forward-looking statements" as the term is defined in the Private Securities
Toward a Memory-centric Architecture
Toward a Memory-centric Architecture Martin Fink EVP & Chief Technology Officer Western Digital Corporation August 8, 2017 1 SAFE HARBOR DISCLAIMERS Forward-Looking Statements This presentation contains
Mellanox to Acquire EZchip
Mellanox to Acquire EZchip Investor Presentation September 30, 2015 Transaction Summary Purchase Price Mellanox to acquire EZchip for $25.5 per share in cash Value Equity value: $811 million; Enterprise
Interconnect Your Future
Interconnect Your Future Gilad Shainer 2nd Annual MVAPICH User Group (MUG) Meeting, August 2014 Complete High-Performance Scalable Interconnect Infrastructure Comprehensive End-to-End Software Accelerators
Autonomous Driving: And the Impact of People, Process & Technology
Autonomous Driving: And the Impact of People, Process & Technology Marques McCammon Automotive Solutions July 16, 2015 1 2015 Wind Riv er. All Rights Reserved. Roadmap to Autonomy 2 2015 Wind Riv er. All
Does FPGA-based prototyping really have to be this difficult?
Does FPGA-based prototyping really have to be this difficult? Embedded Conference Finland Andrew Marshall May 2017 What is FPGA-Based Prototyping? Primary platform for pre-silicon software development
Qsys and IP Core Integration
Qsys and IP Core Integration Stephen A. Edwards (after David Lariviere) Columbia University Spring 2016 IP Cores Altera s IP Core Integration Tools Connecting IP Cores IP Cores Cyclone V SoC: A Mix of
TEXAS INSTRUMENTS DEEP LEARNING (TIDL) GOES HERE FOR SITARA PROCESSORS GOES HERE
YOUR TEXAS INSTRUMENTS VIDEO TITLE DEEP LEARNING (TIDL) GOES HERE FOR SITARA PROCESSORS OVERVIEW THE SUBTITLE GOES HERE Texas Instruments Deep Learning (TIDL) for Sitara Processors Overview Texas Instruments
High-Tech-Marketing. Selecting an FPGA. By Paul Dillien
High-Tech-Marketing Selecting an FPGA By Paul Dillien The Market In 2011 the total PLD market was $4.97B The FPGA portion was worth $4.1B 2 FPGA Applications The dominant applications have always been
OpenCL on FPGAs - Creating custom accelerated solutions
OpenCL on FPGAs - Creating custom accelerated solutions Manuel Greisinger Channel Manager, Central & Eastern Europe Oct 13 th, 2015 ESSEI Technology Day, Gilching, Germany Industry Trends Increasing product
What is 5g? Next generation of wireless networks Will provide higher speeds, greater capacity, and lower latency Will be capable of supporting billions of connected devices and things Distributes intelligence
FPGAs Provide Reconfigurable DSP Solutions
FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors
Cyclone III low-cost FPGAs
Cyclone III low-cost FPGAs Unlimited possibilities Your design ideas have the potential to prosper. But, in the end, they are only as good as your ability to execute. Cyclone III FPGAs deliver the value
Microsemi Adaptec Trusted Storage Solutions. A complete portfolio of 12 Gbps Host Bus Adapters, RAID Adapters, SAS Expander and Cables
Microsemi Trusted Storage Solutions A complete portfolio of 12 Gbps Host Bus Adapters, RAID Adapters, SAS Expander and Cables Microsemi HBA 1000 Series PCIe Gen 3 12 Gbps Host Bus Adapter The new Microsemi
Highly Accurate, Record/ Playback of Digitized Signal Data Serves a Variety of Applications
New Wave Design and Verification Highly Accurate, Record/ Playback of Digitized Signal Data Serves a Variety of Applications Using FPGA-based filtering, precision timestamping and packetinspection, a powerful
Dmitry Denisenko Intel Programmable Solutions Group. November 13, 2016, LLVM-HPC3 SC 16, Salt Lake City, UT
Dmitry Denisenko Intel November 13, 2016, LLVM-HPC3 SC 16, Salt Lake City, UT FPGs are Everywhere! Consumer utomotive Test, Measurement, & Medical Communications Broadcast Military & Industrial Computer
Building the Most Efficient Machine Learning System
Building the Most Efficient Machine Learning System Mellanox The Artificial Intelligence Interconnect Company June 2017 Mellanox Overview Company Headquarters Yokneam, Israel Sunnyvale, California Worldwide
ELEC 5260/6260/6266 Embedded Computing Systems
ELEC 5260/6260/6266 Embedded Computing Systems Spring 2019 Victor P. Nelson Text: Computers as Components, 4 th Edition Prof. Marilyn Wolf (Georgia Tech) Course Web Page: http://www.eng.auburn.edu/~nelsovp/courses/elec5260_6260/