High Performance Electronics Integration in Flexible Technology

Size: px
Start display at page:

Download "High Performance Electronics Integration in Flexible Technology"

Transcription

1 High Performance Electronics Integration in Flexible Technology February 10,

2 2011 American Semiconductor, Inc. All rights reserved. About American Semiconductor Corporate Headquarters Boise, ID Engineering Design, Process, Modeling Operations/Fab Management Test & Characterization Cleanroom Sales, Marketing, Administration Manufacturing San Jose, CA; Austin, TX Fab/Process Engineering Manufacturing Specialty Process Modules Privately Held Founded November, 2001 Product Lines Design Services Turnkey Design Solutions Custom Fabrication Your Silicon Made. Simple. FleX - Silicon on Polymer ITAR Compliant; Trusted Certification in Progress 2 DoME 45nm CMOS AMERICAN SEMICONDUCTOR INC. This work is sponsored by the 2007 Supplier of the Year Air Force Research Laboratory (AFRL))

3 FleX Process Overview 2011 American Semiconductor, Inc. All rights reserved. 3 Start with a CMOS wafer Polymer CMOS SOI Substrate 4 CMOS Polymer Remove carrier substrate FleX is a substrate conversion process that delivers low cost, high performance CMOS in a flexible format. Add polymer layer FleX enables a new generation of durable, pliable ICs that greatly improves the ability to integrate CMOS functionality in flexible electronics. 3 Carrier Substrate Polymer CMOS Remove original substrate FleX technology combined with Flexfet Advanced CMOS provides an Ultra Low Power solution that further benefits portable and battery powered applications. Carrier Substrate Polymer CMOS 2 SOI Substrate 1 Attach to carrier substrate FleX - Silicon on Polymer

4 FleX Motivaton 2011 American Semiconductor, Inc. All rights reserved. 4 Flexibility. For integration into flexible systems or conformal on mounting of non-flat surfaces. Durability. No silicon substrate improves tolerance to both mechanical and thermal shock. Size. Ultra thin form factor is useful in multi-chip packages and 3DIC. Burghartz Ultra-Thin Chips and Related Applications, A New Paradigm in Silicon Technology, IEEE 2009

5 FleX CMOS Test Setup 2011 American Semiconductor, Inc. All rights reserved. 5 Signatone manual wafer probe station JD Instruments mixed-signal tester Tektronix digital oscilloscope Flexfet SOI CMOS process Planar double gate transistors 3-level metal aluminum interconnect Tungsten contacts and local interconnect 101-stage inverter ring oscillators Independent Double-Gate V Double-Gate (DG) V IDG Flexfet Drain DG Flexfet Drain Top Gate Bottom Gate Gates Source Source

6 Video 2011 American Semiconductor, Inc. All rights reserved. 6 FleX: First circuit test demonstration Feb 2011

7 Flexfet on FleX Test Results 2011 American Semiconductor, Inc. All rights reserved Stage Tunable Inverter Ring Oscillator Operating at 1.8V Tuning range: Full Thickness Wafer -19% to +20% FleX CMOS SOP -19% to +22% Full Thickness SOI CMOS Wafer 40 Gate Delay (ps) Reduced Parasitic Capacitance FleX CMOS Silicon on Polymer 10 0 Max Freq Nom Freq Min Freq

8 Low Power Flexible Electronics State-of-the-Art OTFT 2011 American Semiconductor, Inc. All rights reserved. Proprietary Information 8 Organic Thin Film Transistors Low-Voltage Ring Oscillators Based on Polyelectrolyte-Gated Polymer Thin-Film Transistors, L. Herlogsson, et al, Advanced Materials, 2010, vol. 22, pp

9 Low Power Flexible Electronics FleX CMOS 2011 American Semiconductor, Inc. All rights reserved. Proprietary Information 9 1.0E E E 01 Organic Thin Film Transistors 1.0E E 03 FleX CMOS Feb E E E E E E E E 11 PEALD ZnO TFTs Electron Devices, Feb E Supply Voltage (V)

10 FleX Potential Applications American Semiconductor, Inc. All rights reserved. 10 Flexible Displays Picture from ASU Flexible Display Center Picture from apple.com Flexible Electronics Picture from memagazine.org Burghartz Ultra-Thin Chips and Related Applications, A New Paradigm in Silicon Technology, IEEE 2009 Smart Consumer Electronics 3-D IC Integration Thin Multi-Chip Stacking

11 Thank You 2011 American Semiconductor, Inc. All rights reserved. American Semiconductor Inc., the American Semiconductor logo, Flexfet, FleX, and the Flexfet logo are trademarks of American Semiconductor, Inc. All other trademarks are the property of their respective owners. American Semiconductor, Inc South Vista Avenue, Suite 230 Boise, ID Tel: Fax:

CMOSETR Session C1, July 7 (Macroelectronics)

CMOSETR Session C1, July 7 (Macroelectronics) Universal Flexible Hybrid System Development Kit including MCU, ADC and RFIC Prepared for: CMOSETR Session C1, July 7 (Macroelectronics) Doug Hackler President & CEO doughackler@americansemi.com 208 336-2773

More information

Flexible Hybrid Electronics Solutions for Wearable Sensor Systems. Richard Chaney American Semiconductor, Inc.

Flexible Hybrid Electronics Solutions for Wearable Sensor Systems. Richard Chaney American Semiconductor, Inc. Flexible Hybrid Electronics Solutions for Wearable Sensor Systems Richard Chaney American Semiconductor, Inc. What is a Flexible Hybrid System (FHS)? Printed Electronics Low Cost, R2R, Large Format Flexible

More information

Solving Integration Challenges for Flexible Hybrid Electronics

Solving Integration Challenges for Flexible Hybrid Electronics Solving Integration Challenges for Flexible Hybrid Electronics Nano for Defense Conference November 17, 2015 Approved for Public Release What are Flexible Hybrid Electronics? Printed Electronics Low Cost,

More information

FHE Integration & Manufacturing for Killer Apps

FHE Integration & Manufacturing for Killer Apps FHE Integration & Manufacturing for Killer Apps Nov. 18, 2015 Doug Hackler Introduction Small Business Privately Held Founded Nov. 2001 Member: New Boise, Idaho Facility Headquarters and manufacturing

More information

New Silicon Frontiers: Physically Flexible System-on-a-Chip

New Silicon Frontiers: Physically Flexible System-on-a-Chip New Silicon Frontiers: Physically Flexible System-on-a-Chip Richard L. Chaney, Douglas R. Hackler, Kelly J. DeGregorio, Dale G. Wilson This work sponsored in part by the Rapid Response Technology Office

More information

Advances in Flexible Hybrid Electronics Reliability

Advances in Flexible Hybrid Electronics Reliability Advances in Flexible Hybrid Electronics Reliability LOPEC Smart & Hybrid Systems Munich 3/29/17 This work sponsored in part by Air Force Research Laboratory, Wright-Patterson AFB, for supporting reliability

More information

Solving Integration Challenges for Printed and Flexible Hybrid Electronics

Solving Integration Challenges for Printed and Flexible Hybrid Electronics Solving Integration Challenges for Printed and Flexible Hybrid Electronics SEMICON West 16 July 2015 Proprietary Information www.americansemi.com What are Flexible Hybrid Electronics 2 Flexible Hybrid

More information

Solving Integration Challenges for Flexible Hybrid Electronics. High performance flexible electronics

Solving Integration Challenges for Flexible Hybrid Electronics. High performance flexible electronics Solving Integration Challenges for Flexible Hybrid Electronics High performance flexible electronics Wearable Sensor System Configurations 2 Wearable Hybrid System Sensor Signal Processing Data Processing

More information

2017 American Semiconductor, Inc. All rights reserved. 1

2017 American Semiconductor, Inc. All rights reserved. 1 1 Advances in Flexible Hybrid Electronics Reliability This work sponsored in part by the Air Force Research Laboratory, Wright-Patterson AFB and Rapid Response Technology Office, under the programs Enabling

More information

Advances in Flexible Hybrid Electronics Reliability

Advances in Flexible Hybrid Electronics Reliability Advances in Flexible Hybrid Electronics Reliability This work sponsored in part by the Air Force Research Laboratory, Wright-Patterson AFB and Rapid Response Technology Office, under the programs Enabling

More information

Advances in FHE Integration using FleXform-ADC. 2016FLEX Conference March 03, 2015

Advances in FHE Integration using FleXform-ADC. 2016FLEX Conference March 03, 2015 Advances in FHE Integration using FleXform-ADC 2016FLEX Conference March 03, 2015 What are Flexible Hybrid Electronics? Printed Electronics Low Cost, R2R, Large Format Flexible Hybrid System Combination

More information

Enabling Electronic Devices, Materials, and Processes with Physically Flexible ICs. Rich Chaney

Enabling Electronic Devices, Materials, and Processes with Physically Flexible ICs. Rich Chaney Enabling Electronic Devices, Materials, and Processes with Physically Flexible ICs Rich Chaney Image from performancemanagementcompany.com Image from: theapplecollection.com Traditional Crunchy (rigid)

More information

Flexible Product Demonstrations enabled with the FleX IC Development Kit

Flexible Product Demonstrations enabled with the FleX IC Development Kit Flexible Product Demonstrations enabled with the FleX IC Development Kit Flexible MCU, ADC and RFIC high-performance ICs provide needed capability for sophisticated flexible electronic products. Session

More information

Applications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors

Applications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors Applications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors Agenda Introduction What is BST? Unique Characteristics of

More information

OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic

OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic OPERATIONAL UP TO 300 c Microcontrollers Memories Logic Whether You Need an ASIC, Mixed Signal, Processor, or Peripheral, Tekmos is Your Source for High Temperature Electronics Using either a bulk silicon

More information

Chapter 1 Introduction

Chapter 1 Introduction Chapter 1 Introduction 1.1 MOTIVATION 1.1.1 LCD Industry and LTPS Technology [1], [2] The liquid-crystal display (LCD) industry has shown rapid growth in five market areas, namely, notebook computers,

More information

TFT-LCD Technology Introduction

TFT-LCD Technology Introduction TFT-LCD Technology Introduction Thin film transistor liquid crystal display (TFT-LCD) is a flat panel display one of the most important fields, because of its many advantages, is the only display technology

More information

Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN

Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN 1 Introduction The evolution of integrated circuit (IC) fabrication techniques is a unique fact in the history of modern industry. The improvements in terms of speed, density and cost have kept constant

More information

PLRO1206 Series POLYMER PTC DEVICE DESCRIPTION PTC DEVICE APPLICATIONS FEATURES ENVIRONMENTAL SPECIFICATIONS MECHANICAL CHARACTERISTICS

PLRO1206 Series POLYMER PTC DEVICE DESCRIPTION PTC DEVICE APPLICATIONS FEATURES ENVIRONMENTAL SPECIFICATIONS MECHANICAL CHARACTERISTICS POLYMER PTC DEVICE DESCRIPTION Surface mount PTC devices are the preferred over-current protection method for computer, consumer electronic, portable electronics and automotive applications. These devices

More information

WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING

WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING WHICH SIDE ARE YOU ON? DOUBLE SIDED PROBING Traditionally, devices with active regions on both sides of a wafer were limited to discrete devices. With advances in materials, functionality and packaging,

More information

Latch-Up. Parasitic Bipolar Transistors

Latch-Up. Parasitic Bipolar Transistors Latch-Up LATCH-UP CIRCUIT Latch-up is caused by an SCR (Silicon Controlled Rectifier) circuit. Fabrication of CMOS integrated circuits with bulk silicon processing creates a parasitic SCR structure. The

More information

for R&D and Production Advanced Technology OAI is a Silicon Valley-based manufacturer of advanced precision equipment

for R&D and Production Advanced Technology OAI is a Silicon Valley-based manufacturer of advanced precision equipment Advanced Technology for R&D and Production OAI is a Silicon Valley-based manufacturer of advanced precision equipment for the MEMS, Semiconductor, Nanotechnology, Microfluidics, MEMS Micro TAS and Flat

More information

Golam R Chowdhury Will Rogers Lane phone: cell Austin, TX 78727

Golam R Chowdhury Will Rogers Lane phone: cell Austin, TX 78727 Golam R Chowdhury 13501 Will Rogers Lane phone: 512 587 9237 cell golamc@gmail.com Austin, TX 78727 Objective: Seeking an Adjunct Faculty Position in Electrical Engineering. Profile With a combined experience

More information

There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous parts to build complex systems.

There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous parts to build complex systems. Direct Connection and Testing of TSV and Microbump Devices using NanoPierce Contactor for 3D-IC Integration There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous

More information

2731GN-120V Datasheet Class-AB GaN-on-SiC HEMT Transistor

2731GN-120V Datasheet Class-AB GaN-on-SiC HEMT Transistor 2731GN-120V Datasheet Class-AB GaN-on-SiC HEMT Transistor Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100

More information

Driving Leading Edge Microprocessor Technology

Driving Leading Edge Microprocessor Technology Driving Leading Edge Microprocessor Technology Dr. Hans Deppe Corporate Vice President & General Manager AMD in Dresden AMD Overview A leading global supplier of innovative semiconductor solutions for

More information

UNIT IV CMOS TESTING

UNIT IV CMOS TESTING UNIT IV CMOS TESTING 1. Mention the levels at which testing of a chip can be done? At the wafer level At the packaged-chip level At the board level At the system level In the field 2. What is meant by

More information

TABLE OF CONTENTS III. Section 1. Executive Summary

TABLE OF CONTENTS III. Section 1. Executive Summary Section 1. Executive Summary... 1-1 Section 2. Global IC Industry Outlook and Cycles... 2-1 IC Insights' Forecast Methodology... 2-1 Overview... 2-1 Worldwide GDP... 2-1 Electronic System Sales... 2-2

More information

Non-contact Test at Advanced Process Nodes

Non-contact Test at Advanced Process Nodes Chris Sellathamby, J. Hintzke, B. Moore, S. Slupsky Scanimetrics Inc. Non-contact Test at Advanced Process Nodes June 8-11, 8 2008 San Diego, CA USA Overview Advanced CMOS nodes are a challenge for wafer

More information

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 Addressable Test Chip Technology for IC Design and Manufacturing Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 IC Design & Manufacturing Trends Both logic and memory

More information

Problem 2 If the cost of a 12 inch wafer (actually 300mm) is $3500, what is the cost/die for the circuit in Problem 1.

Problem 2 If the cost of a 12 inch wafer (actually 300mm) is $3500, what is the cost/die for the circuit in Problem 1. EE 330 Homework 1 Fall 2016 Due Friday Aug 26 Problem 1 Assume a simple circuit requires 1,000 MOS transistors on a die and that all transistors are minimum sized. If the transistors are fabricated in

More information

Mixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules

Mixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules A passion for performance. Mixed-Signal solutions from Aeroflex Colorado Springs Standard products Custom ASICs Mixed-Signal modules Circuit card assemblies Mixed-Signal From ICs to Systems RadHard ASICs

More information

BUS SWITCHES PROVIDE 5V AND 3V LOGIC CONVERSION WITH ZERO DELAY. Figure 1. 5V & 3V Logic Mixture in PC Design

BUS SWITCHES PROVIDE 5V AND 3V LOGIC CONVERSION WITH ZERO DELAY. Figure 1. 5V & 3V Logic Mixture in PC Design BUS SWITCHES PROVIDE 5V AND 3V LOGIC CONVERSION WITH ZERO DELAY APPLICATION NOTE AN-11A ABSTRACT Battery operated computer systems, such as notebook computers, need support logic with a combination of

More information

CMOS TECHNOLOGY- Chapter 2 in the Text

CMOS TECHNOLOGY- Chapter 2 in the Text CMOS TECHOLOGY- Chapter 2 in the Text CMOS Technology- Chapter 2 We will describe a modern CMOS process flow. In the simplest CMOS technologies, we need to realize simply MOS and MOS transistors for circuits

More information

ENGINEERED POWER SOLUTIONS

ENGINEERED POWER SOLUTIONS WHEN AN OFF-THE-SHELF POWER SUPPLY WON T DO THE JOB, LET SAGER POWER SYSTEMS DESIGN A SOLUTION TO FIT YOUR NEEDS. At Sager Power Systems, we specialize in customizing standard power products for medical,

More information

Embedded Power Dies for System-in-Package (SiP)

Embedded Power Dies for System-in-Package (SiP) Embedded Power Dies for System-in-Package (SiP) D. Manessis, L. Boettcher, S. Karaszkiewicz, R.Patzelt, D. Schuetze, A. Podlasky, A. Ostmann Fraunhofer Institute for Reliability and Microintegration (IZM),

More information

Power Consumption in 65 nm FPGAs

Power Consumption in 65 nm FPGAs White Paper: Virtex-5 FPGAs R WP246 (v1.2) February 1, 2007 Power Consumption in 65 nm FPGAs By: Derek Curd With the introduction of the Virtex -5 family, Xilinx is once again leading the charge to deliver

More information

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET DATASHEET ICS548A-03 Description The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two.

More information

Ultra-thin Capacitors for Enabling Miniaturized IoT Applications

Ultra-thin Capacitors for Enabling Miniaturized IoT Applications Ultra-thin Capacitors for Enabling Miniaturized IoT Applications Fraunhofer Demo Day, Oct 8 th, 2015 Konrad Seidel, Fraunhofer IPMS-CNT 10/15/2015 1 CONTENT Why we need thin passive devices? Integration

More information

MIC705/706/707/708. General Description. Features. Applications. Typical Application. µp Supervisory Circuit

MIC705/706/707/708. General Description. Features. Applications. Typical Application. µp Supervisory Circuit µp Supervisory Circuit General Description The MIC705, MIC706, MIC707, and MIC708 are inexpensive microprocessor supervisory circuits that monitor power supplies in microprocessor-based systems. The circuit

More information

IPC-D-859. Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/IPC-D-859. The Institute for. Interconnecting

IPC-D-859. Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/IPC-D-859. The Institute for. Interconnecting The Institute for Interconnecting and Packaging Electronic Circuits Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/ Original Publication December 1989 A standard developed by the Institute

More information

0912GN-120E/EL/EP Datasheet E-Series GaN Transistor

0912GN-120E/EL/EP Datasheet E-Series GaN Transistor 0912GN-120E/EL/EP Datasheet E-Series GaN Transistor Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax:

More information

Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK)

Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK) Process Design Kit for for Flexible Hybrid Electronics (FHE-PDK) Tsung-Ching Jim Huang, PhD Sr. Research Scientist, Hewlett Packard Labs MEPTEC2018 Outline Introduction Modeling and design needs for flexible

More information

Additional Slides for Lecture 17. EE 271 Lecture 17

Additional Slides for Lecture 17. EE 271 Lecture 17 Additional Slides for Lecture 17 Advantages/Disadvantages of Wire Bonding Pros Cost: cheapest packages use wire bonding Allows ready access to front side of die for probing Cons Relatively high inductance

More information

MPS4101-6LP Datasheet 50 MHz 25 GHz RoHS-Compliant Control Device QFN SPST PIN

MPS4101-6LP Datasheet 50 MHz 25 GHz RoHS-Compliant Control Device QFN SPST PIN MPS4101-6LP Datasheet 50 MHz 25 GHz RoHS-Compliant Control Device QFN SPST PIN Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA:

More information

High-Voltage Structured ASICs for Industrial Applications - A Single Chip Solution

High-Voltage Structured ASICs for Industrial Applications - A Single Chip Solution High-Voltage Structured ASICs for Industrial Applications - A Single Chip Solution Yipin Zhang, Cor Scherjon Institut für Mikroelektronik Stuttgart Allmandring 30 a 70569 Stuttgart This paper presents

More information

1214GN-50E/EL/EP Datasheet E-Series GaN Transistor Driver

1214GN-50E/EL/EP Datasheet E-Series GaN Transistor Driver 1214GN-50E/EL/EP Datasheet E-Series GaN Transistor Driver Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100

More information

MMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier

MMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier MMA043AA Datasheet 0.5 GHz 12 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA:

More information

Soitec ultra-thin SOI substrates enabling FD-SOI technology. July, 2015

Soitec ultra-thin SOI substrates enabling FD-SOI technology. July, 2015 Soitec ultra-thin SOI substrates enabling FD-SOI technology July, 2015 Agenda FD-SOI: Background & Value Proposition C1- Restricted July 8, 2015 2 Today Ultra-mobile & Connected Consumer At Any Time With

More information

T1/E1 CLOCK MULTIPLIER. Features

T1/E1 CLOCK MULTIPLIER. Features DATASHEET ICS548-05 Description The ICS548-05 is a low-cost, low-jitter, high-performace clock synthesizer designed to produce x16 and x24 clocks from T1 and E1 frequencies. Using IDT s patented analog/digital

More information

High Current Wafer Probing Solution

High Current Wafer Probing Solution High Current Wafer Probing Solution Mark McLaren, Director of Sales and Marketing. Integrated Technology Corporation TEL: 480-968-3459, X365 Email: markm@inttechcorp.com PRODUCTIVITY SOLUTIONS FOR PROBE

More information

0912GN-50LE/LEL/LEP Datasheets E-Series GaN Transistor Driver

0912GN-50LE/LEL/LEP Datasheets E-Series GaN Transistor Driver 0912GN-50LE/LEL/LEP Datasheets E-Series GaN Transistor Driver Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100

More information

P0603V24 ULTRA LOW CAPACITANCE ESD PROTECTION COMPONENT DESCRIPTION FEATURES APPLICATIONS MECHANICAL CHARACTERISTICS PIN CONFIGURATION

P0603V24 ULTRA LOW CAPACITANCE ESD PROTECTION COMPONENT DESCRIPTION FEATURES APPLICATIONS MECHANICAL CHARACTERISTICS PIN CONFIGURATION ULTRA LOW CAPACITANCE ESD PROTECTION COMPONENT DESCRIPTION The is an ultra low capacitance ESD component designed to protect very high-speed data interfaces. The device has a typical capactiance of only

More information

Advanced CSP & Turnkey Solutions. Fumio Ohyama Tera Probe, Inc.

Advanced CSP & Turnkey Solutions. Fumio Ohyama Tera Probe, Inc. Advanced CSP & Turnkey Solutions Fumio Ohyama Tera Probe, Inc. Tera Probe - Corporate Overview 1. Company : Tera Probe, Inc. 2. Founded : August, 2005 3. Capital : Approx. USD118.2 million (as of March

More information

Power Matters. TM. Why Embedded Die? Piers Tremlett Microsemi 22/9/ Microsemi Corporation. Company Proprietary 1

Power Matters. TM. Why Embedded Die? Piers Tremlett Microsemi 22/9/ Microsemi Corporation. Company Proprietary 1 Power Matters. TM Why Embedded Die? Piers Tremlett Microsemi 22/9/16 1 Introduction This presentation: Outlines our journey to make miniaturised SiP modules Compares : Embedded Die Technology (EDT) With

More information

E40M. MOS Transistors, CMOS Logic Circuits, and Cheap, Powerful Computers. M. Horowitz, J. Plummer, R. Howe 1

E40M. MOS Transistors, CMOS Logic Circuits, and Cheap, Powerful Computers. M. Horowitz, J. Plummer, R. Howe 1 E40M MOS Transistors, CMOS Logic Circuits, and Cheap, Powerful Computers M. Horowitz, J. Plummer, R. Howe 1 Reading Chapter 4 in the reader For more details look at A&L 5.1 Digital Signals (goes in much

More information

Obsolescence Solutions

Obsolescence Solutions Obsolescence Solutions Strategic Obsolescence Management Sales Office North Robert-Bosch-Strasse 25 25335 Elmshorn Germany phone: +49-4121-463-900 fax: +49-4121-463-901 e-mail: schroeder@kamaka.de Headquarters

More information

ESD Protection Design for Mixed-Voltage I/O Interfaces -- Overview

ESD Protection Design for Mixed-Voltage I/O Interfaces -- Overview ESD Protection Design for Mixed-Voltage Interfaces -- Overview Ming-Dou Ker and Kun-Hsien Lin Abstract Electrostatic discharge (ESD) protection design for mixed-voltage interfaces has been one of the key

More information

Features. Applications

Features. Applications 3.3V Ultra-Precision 1:4 LVDS Fanout Buffer/Translator with Internal Termination General Description The is a 3.3V, high-speed 2GHz differential low voltage differential swing (LVDS) 1:4 fanout buffer

More information

EPROM. Application Note CMOS EPROM. Interfacing Atmel LV/BV EPROMs on a Mixed 3-Volt/5- Volt Data Bus

EPROM. Application Note CMOS EPROM. Interfacing Atmel LV/BV EPROMs on a Mixed 3-Volt/5- Volt Data Bus Interfacing Atmel LV/BV EPROMs on a Mixed 3-volt/5-volt Data Bus Introduction Interfacing Atmel Corporation s low voltage (LV/BV) EPROMs on a common data bus with standard 5-volt devices can be achieved

More information

P0201V05 ULTRA LOW CAPACITANCE ESD PROTECTION COMPONENT DESCRIPTION APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION

P0201V05 ULTRA LOW CAPACITANCE ESD PROTECTION COMPONENT DESCRIPTION APPLICATIONS FEATURES MECHANICAL CHARACTERISTICS PIN CONFIGURATION ULTRA LOW CAPACITANCE ESD PROTECTION COMPONENT DESCRIPTION The is an ultra low capacitance ESD component designed to protect very high-speed data interfaces. The device has a typical capactiance of only

More information

Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems

Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems Jason Kulick, President & Co-Founder jason.kulick@indianaic.com 574-217-4612 (South Bend, IN) May 3, 2016 2016 New England IMAPS Symposium Presentation

More information

PRODUCTION OF ULTRA-FLAT SEMICONDUCTOR WAFER SUBSTRATES USING ADVANCED OPTICAL LENS POLISHING TECHNOLOGY

PRODUCTION OF ULTRA-FLAT SEMICONDUCTOR WAFER SUBSTRATES USING ADVANCED OPTICAL LENS POLISHING TECHNOLOGY PRODUCTION OF ULTRA-FLAT SEMICONDUCTOR WAFER SUBSTRATES USING ADVANCED OPTICAL LENS POLISHING TECHNOLOGY / Slide 1 IQBAL (IZZY) BANSAL ASML HOLDING (NV) iqbalbansal@asml.com JANUARY 10, 2009

More information

Touch Panels. Capabilities, Design, & Assembly [4.5.13] DELIVERING QUALITY SINCE 1952.

Touch Panels. Capabilities, Design, & Assembly [4.5.13] DELIVERING QUALITY SINCE 1952. Touch Panels Capabilities, Design, & Assembly [4.5.13] DELIVERING QUALITY SINCE 1952. Agenda Touch panels are the new interface standard Epec s Touch Technologies Benefits Applications Sizes Design/Engineering

More information

Circuits Multi Projets

Circuits Multi Projets Circuits Multi Projets MPW Services Center for IC / MEMS Prototyping http://cmp.imag.fr Grenoble France CMP annual users meeting, 4 Feb. 2016, PARIS STMicroelectronics Standard Technology offers at CMP

More information

Agilent 85194K IC-CAP BSIM4 Modeling Package

Agilent 85194K IC-CAP BSIM4 Modeling Package Agilent 85194K IC-CAP BSIM4 Modeling Package Technical Overview The BSIM4 Modeling Package The BSIM4 Modeling Package offers a complete DC-to-RF CMOS modeling toolkit for U.C. Berkeley s BSIM4 model. Developed

More information

10W 9xxnm Uncooled Multimode Laser Diode Module

10W 9xxnm Uncooled Multimode Laser Diode Module 10W 9xxnm Uncooled Multimode Laser Diode Module BMU10A-9xx-01/02-R Features: High output powers of 10W 0.15NA or 0.22NA 105μm core multimode optical fiber Hermetically sealed 2-pin package Floating anode/cathode

More information

Monolithic 3D Flash NEW TECHNOLOGIES & DEVICE STRUCTURES

Monolithic 3D Flash NEW TECHNOLOGIES & DEVICE STRUCTURES Monolithic 3D Flash Andrew J. Walker Schiltron Corporation Abstract The specter of the end of the NAND Flash roadmap has resulted in renewed interest in monolithic 3D approaches that continue the drive

More information

Three DIMENSIONAL-CHIPS

Three DIMENSIONAL-CHIPS IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) ISSN: 2278-2834, ISBN: 2278-8735. Volume 3, Issue 4 (Sep-Oct. 2012), PP 22-27 Three DIMENSIONAL-CHIPS 1 Kumar.Keshamoni, 2 Mr. M. Harikrishna

More information

Advancing high performance heterogeneous integration through die stacking

Advancing high performance heterogeneous integration through die stacking Advancing high performance heterogeneous integration through die stacking Suresh Ramalingam Senior Director, Advanced Packaging European 3D TSV Summit Jan 22 23, 2013 The First Wave of 3D ICs Perfecting

More information

PMPS Description. ptc device. applications

PMPS Description. ptc device. applications polymer ptc device Description Surface mount PTC devices are the preferred over-current protection method for computer, consumer electronic, portable electronics and automotive applications. These devices

More information

Technology & Manufacturing. Kevin Ritchie Senior vice president, Technology & Manufacturing

Technology & Manufacturing. Kevin Ritchie Senior vice president, Technology & Manufacturing Technology & Manufacturing Kevin Ritchie Senior vice president, Technology & Manufacturing 27 in review Manufacturing strategy continues to deliver financial results Accelerating analog leadership Increased

More information

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163 UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163 LEARNING OUTCOMES 4.1 DESIGN METHODOLOGY By the end of this unit, student should be able to: 1. Explain the design methodology for integrated circuit.

More information

CEL combines the agility of a start-up with the technology of a semiconductor giant to deliver components that keep you competitive.

CEL combines the agility of a start-up with the technology of a semiconductor giant to deliver components that keep you competitive. B u i l d i n g B lo c k s f o r a B u s y Wo r l d CEL combines the agility of a start-up with the technology of a semiconductor giant to deliver components that keep you competitive. Incorporated in

More information

Methodology on Extracting Compact Layout Rules for Latchup Prevention in Deep-Submicron Bulk CMOS Technology

Methodology on Extracting Compact Layout Rules for Latchup Prevention in Deep-Submicron Bulk CMOS Technology IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 16, NO. 2, MAY 2003 319 Methodology on Extracting Compact Layout Rules for Latchup Prevention in Deep-Submicron Bulk CMOS Technology Ming-Dou Ker,

More information

TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2

TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...

More information

Automatic Device Design Optimization with TCAD Frameworks

Automatic Device Design Optimization with TCAD Frameworks Automatic Device Design Optimization with TCAD Frameworks M. Stockinger and S. Selberherr Institute for Microelectronics, TU Vienna Gusshausstrasse 27-29, A-040 Vienna, Austria, selberherr@tuwien.ac.at

More information

ENT-AN0125 Application Note PHY, Integrated PHY-Switch VeriPHY - Cable Diagnostics Feature

ENT-AN0125 Application Note PHY, Integrated PHY-Switch VeriPHY - Cable Diagnostics Feature ENT-AN0125 Application Note PHY, Integrated PHY-Switch VeriPHY - Cable Diagnostics Feature Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside

More information

NB3H83905CDGEVB. NB3H83905CDGEVB Evaluation Board User's Manual EVAL BOARD USER S MANUAL

NB3H83905CDGEVB. NB3H83905CDGEVB Evaluation Board User's Manual EVAL BOARD USER S MANUAL NB3H83905CDGEVB Evaluation Board User's Manual EVAL BOARD USER S MANUAL Device Description The NB3H83905CDG device is a 1.8 V, 2.5 V or 3.3 V VDD core Crystal input 1:6 LVTTL/LVCMOS fanout buffer with

More information

MMA044AA Datasheet 6 GHz 18 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier

MMA044AA Datasheet 6 GHz 18 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier MMA044AA Datasheet 6 GHz 18 GHz GaAs phemt MMIC Wideband Low-Noise Amplifier Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA:

More information

Lay ay ut Design g R ules

Lay ay ut Design g R ules HPTER 5: Layout esign Rules Introduction ny circuit physical mask layout must conform to a set of geometric constraints or rules called as Layout esign rules before it can be manufactured using particular

More information

CircuitsMulti-Projets

CircuitsMulti-Projets From layout to chips CircuitsMulti-Projets MPW Services Center for ICs, Photonics & MEMS Prototyping & Low Volume Production mycmp.fr Grenoble - France From layout to chips STMicroelectronics Standard

More information

PIC design across platforms. Ronald Broeke Bright Photonics

PIC design across platforms. Ronald Broeke Bright Photonics PIC design across platforms Ronald Broeke Bright Photonics OUTLINE Introduction PIC applications & designs MPW Materials & platforms Design modules PICs in Phoxtrot Design House for Photonics ICs Custom

More information

BASIC REFERENCE DATA. Maximum Voltage (RMS) 600 V Temperature Range -40 to +85 C Resistance (25 C) 6-12 Ω ELECTRICAL SPECIFICATIONS

BASIC REFERENCE DATA. Maximum Voltage (RMS) 600 V Temperature Range -40 to +85 C Resistance (25 C) 6-12 Ω ELECTRICAL SPECIFICATIONS POLYMER PTC THERMISTOR DESCRIPTION Surface mount PTC devices are the preferred over-current protection method for computer, consumer electronic, portable electronics and automotive applications. These

More information

APPLICATIONS ELECTRICAL SPECIFICATIONS. MAXIMUM FAULT CURRENT (Note 4) I MAX AMPS. MAXIMUM INTERRUPT VOLTAGE (Note 3) V MAX VOLTS

APPLICATIONS ELECTRICAL SPECIFICATIONS. MAXIMUM FAULT CURRENT (Note 4) I MAX AMPS. MAXIMUM INTERRUPT VOLTAGE (Note 3) V MAX VOLTS POLYMER PTC DEVICE DESCRIPTION Surface mount PTC devices are the preferred over-current protection method for computer, consumer electronic, portable electronics and automotive applications. These devices

More information

Flash Memory Overview

Flash Memory Overview GigaDevice Semiconductor, Inc. Flash Memory Overview NOR and NAND Flash Memory are the critical Non-Volatile Memory devices that store a digital device s configuration data. GigaDevice has a large Flash

More information

TSBCD025 High Voltage 0.25 mm BCDMOS

TSBCD025 High Voltage 0.25 mm BCDMOS TSBCD025 High Voltage 0.25 mm BCDMOS TSI Semiconductors' 0.25 mm process is a feature rich platform with best in class CMOS, LDMOS, and BiPolar devices. The BCD technology enables logic, Mixed-Signal,

More information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication

More information

A Novel Design of High Speed and Area Efficient De-Multiplexer. using Pass Transistor Logic

A Novel Design of High Speed and Area Efficient De-Multiplexer. using Pass Transistor Logic A Novel Design of High Speed and Area Efficient De-Multiplexer Using Pass Transistor Logic K.Ravi PG Scholar(VLSI), P.Vijaya Kumari, M.Tech Assistant Professor T.Ravichandra Babu, Ph.D Associate Professor

More information

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration 1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements

More information

3D technology for Advanced Medical Devices Applications

3D technology for Advanced Medical Devices Applications 3D technology for Advanced Medical Devices Applications By, Dr Pascal Couderc,Jerome Noiray, Dr Christian Val, Dr Nadia Boulay IMAPS MEDICAL WORKSHOP DECEMBER 4 & 5,2012 P.COUDERC 3D technology for Advanced

More information

Power Matters. Antifuse Product Information Brochure

Power Matters. Antifuse Product Information Brochure Power atters. Antifuse Product Information Brochure Providing industry-leading FPGAs and SoCs for applications where security is vital, reliability is non-negotiable and power matters. 2 www.microsemi.com/fpga-soc

More information

Packaging and Integration Technologies for Silicon Photonics. Dr. Peter O Brien, Tyndall National Institute, Ireland.

Packaging and Integration Technologies for Silicon Photonics. Dr. Peter O Brien, Tyndall National Institute, Ireland. Packaging and Integration Technologies for Silicon Photonics Dr. Peter O Brien, Tyndall National Institute, Ireland. Opportunities for Silicon Photonics Stress Sensors Active Optical Cable 300 mm Silicon

More information

By Joe Grimm, Business Development Manager, RFIC Switches, California Eastern Laboratories

By Joe Grimm, Business Development Manager, RFIC Switches, California Eastern Laboratories 4590 Patrick Henry Drive Santa Clara, CA 95054-1817 Telephone: (408) 988-3500 Facsimile: (408) 988-0279 CMOS RFIC Switches: Simple and inexpensive, the latest 2.5GHz versions pose a legitimate challenge

More information

Maxim Integrated Products 1

Maxim Integrated Products 1 19-2881; Rev 0; 6/03 General Description The MAX1543 evaluation kit (EV kit) is a fully assembled and tested surface-mount circuit board that provides the voltages and features required for active-matrix,

More information

28F K (256K x 8) FLASH MEMORY

28F K (256K x 8) FLASH MEMORY 28F020 2048K (256K x 8) FLASH MEMOR SmartDie Product Specification Flash Electrical Chip Erase 2 Second Typical Chip Erase Quick-Pulse Programming Algorithm 10 ms Typical Byte Program 4 Second Chip Program

More information

NATIONAL CERTIFICATE (VOCATIONAL) ELECTRONIC CONTROL AND DIGITAL ELECTRONICS NQF LEVEL 3 NOVEMBER 2010

NATIONAL CERTIFICATE (VOCATIONAL) ELECTRONIC CONTROL AND DIGITAL ELECTRONICS NQF LEVEL 3 NOVEMBER 2010 NATIONAL CERTIFICATE (VOCATIONAL) ELECTRONIC CONTROL AND DIGITAL ELECTRONICS NQF LEVEL 3 NOVEMBER 2010 (12041023) 22 October (Y-Paper) 13:00 16:00 This question paper consists of 6 pages. (12041023) -2-

More information

Pushing the barriers of wafer level device integration: High-speed assembly, the case for MicroTape.

Pushing the barriers of wafer level device integration: High-speed assembly, the case for MicroTape. Pushing the barriers of wafer level device integration: High-speed assembly, the case for MicroTape. Gordon Christison Reel Service Ltd 55 Nasmyth Road Southfield Industrial Estate Glenrothes Scotland

More information

Freescale Semiconductor Data Sheet: Technical Data

Freescale Semiconductor Data Sheet: Technical Data Freescale Semiconductor Data Sheet: Technical Data High Temperature Accuracy Integrated Silicon Pressure Sensor for Measuring Absolute Pressure, On-Chip Signal Conditioned, Temperature Compensated and

More information

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction VLSI Lab Tutorial 3 Virtuoso Layout Editing Introduction 1.0 Introduction The purpose of this lab tutorial is to guide you through the design process in creating a custom IC layout for your CMOS inverter

More information