TABLE OF CONTENTS III. Section 1. Executive Summary

Size: px
Start display at page:

Download "TABLE OF CONTENTS III. Section 1. Executive Summary"

Transcription

1 Section 1. Executive Summary Section 2. Global IC Industry Outlook and Cycles IC Insights' Forecast Methodology Overview Worldwide GDP Electronic System Sales IC Capacity Trends Unit, Dollar Volume, and ASP Data IC Industry Cycle Model IC Insights' Experience The Electronic System/Semiconductor Relationship Semiconductor Content Macroeconomics Worldwide GDP Update U.S. Economy China's Economy Worldwide GDP Growth versus Semiconductor Market Growth The Aftermath of Global Recessions Oil Price Effects PMI Index Worldwide Electronic System Production The Global Semiconductor Market Currency Effects Semiconductor Market History and Forecast IC Industry Cycles Introduction IC Market Forecast Assumptions and Database A Review of the 2010 Assumptions THE MCCLEAN REPORT 2011 III

2 2011 Assumptions IC Industry Forecast Unit, Dollar, and ASP Analysis IC Unit Shipments IC Unit CAGRs IC ASP Analysis Q/4Q IC Market Direction Indicator Quarterly IC Market Figures Market Forecast by Region Overview China IC Production Section 3. Leading IC Suppliers and Foundries IC Suppliers Overview Top Semiconductor Supplier Rankings Top 50 Semiconductor Suppliers Top 50 Fabless IC Suppliers The Increasing Role of the Fabless IC Supplier IC Foundry Industry Analysis Pure-Play/IDM Definitions IC Foundry Forecast Through Foundry Sales Impact IC Foundry Sales Analysis IC Foundry Sales by Company Foundry Sales by Customer Type Foundry Sales by Region Foundry Sales by Application Foundry Sales by Product Type Foundry Revenue per Wafer Foundry Sales by Feature Size IC Foundry Capacity Overview IV THE MCCLEAN REPORT 2011

3 Section 4. Capital Spending and Capacity Semiconductor Industry Capital Spending Outlook Overview Does the 2010 Capital Spending Surge Signal Trouble Ahead? Quarterly Spending Outlook Survey versus Actual Spending Results Semiconductor Capital Spending by Company Capital Spending by Nationality Capital Spending by Product Type Capital Spending Effectiveness Capital Spending Summary IC Industry Capacity Trends Overview IC Units Shipped per Wafer Trends Total IC Industry Capacity Trends Installed Capacity Leaders MOS IC Capacity Forecast by Feature Size IC Capacity by Wafer Size Revenue per Wafer When will the Rebound Occur? Section 5. Market Overview by Device Type Section 6. Memory Overview Section 7. Flash and Non-Volatile Memory Overview Flash Memory Market Flash Memory Applications Flash s Growing Presence in PCs Solid-State Drives Hybrid Flash/Hard-Disk Drives Flash Memory in Cellphones Flash Memory in Handheld Computing Devices THE MCCLEAN REPORT 2011 V

4 EEPROMs EPROMs ROMs Section 8. DRAM and SRAM DRAM Market Review DRAM Unit Shipments DRAM Architectures DRAM Bit Volume SRAM Market Review Section 9. Microcomponent Overview Section 10. MCU and DSP Microcontroller Market Overview Digital Signal Processors Section 11. MPU Microprocessor Market Overview Microprocessors for Personal Computers PC Market Forecast Microprocessor Evolution Tablet Processor Market Remains Wide Open Graphics Section 12. ASIC Introduction ASIC Market Overview ASIC Market Forecast by Product Type ASIC Marketshare by Region MOS Gate Array Market MOS Standard Cell Market MOS PLD Market VI THE MCCLEAN REPORT 2011

5 Section 13. Analog Introduction Analog Market Standard Analog Products Amplifiers and Comparators Interface Circuits Voltage Regulators and References Data Converters Application-Specific Analog Products Consumer Computer Telecom Automotive Industrial/Other Analog Analog Units Applications Trends Low Voltage Analog CMOS Manufacturing on 300mm Wafers Increased Integration Move to Foundry? Section 14. Technology Introduction IC Integration Trends Transistor Count Trends D Integration Chip Size Trends Interconnect and Dielectric Trends Future Interconnects Transistor Scaling Trends Device Feature Size Trends /40nm-Process Volumes Grow While 32/28nm Era Begins THE MCCLEAN REPORT 2011 VII

6 Lithography Trends Memory Cell Technologies Supply Voltage and Power Trends Silicon-on-Insulator (SOI) Strain Engineering Overcoming Scaling s Limits High-K Gate Oxides and Metal Gates Multiple-Gate Transistors Wafer Trends mm Wafer Developments The Future Section 15. Packaging Introduction OSAT Service Providers Unit Shipments by Package Type General Packaging Trends Package Mounting Transitions Through-Silicon Vias (TSVs) Lead Count Trends Lead Spacing Trends Ball Grid Arrays Chip-to-Package Interconnect Trends Chip-Scale Packages Stacked-Chip CSPs Package-On-Package Wafer-Level Packaging Bare Die Assembly Conclusion Section 16. IC Economics Introduction Research and Development Spending VIII THE MCCLEAN REPORT 2011

7 IC Fabrication Facility and Design Cost Trends IC Cost Trends and Models Die Size Wafer Size Total Dice Available per Wafer Defect Density and Yield Die Cost Packaging Cost and Assembly Yield Final Test Cost and Yield Gross Margin and Revenue per Wafer Summary Section 17. Monthly Updates THE MCCLEAN REPORT 2011 IX

8 X THE MCCLEAN REPORT 2011

SEMICO Res e arch Corporation

SEMICO Res e arch Corporation SEMICO Res e arch Corporation Industry Review 2000 March 31, 2000 Bob Merritt Macro Economics US economy continues to gain Strength GDP +4.5% Japan stalls after a slight recovery in 1999 GDP +0.9% Korean

More information

Problem 2 If the cost of a 12 inch wafer (actually 300mm) is $3500, what is the cost/die for the circuit in Problem 1.

Problem 2 If the cost of a 12 inch wafer (actually 300mm) is $3500, what is the cost/die for the circuit in Problem 1. EE 330 Homework 1 Fall 2016 Due Friday Aug 26 Problem 1 Assume a simple circuit requires 1,000 MOS transistors on a die and that all transistors are minimum sized. If the transistors are fabricated in

More information

Semiconductor Market Outlook. Analog Semiconductor Leaders' Forum October 2011

Semiconductor Market Outlook. Analog Semiconductor Leaders' Forum October 2011 Semiconductor Market Outlook Analog Semiconductor Leaders' Forum October 2011 Q3 2011 Update Economic Outlook Semiconductor End Markets Semiconductor Forecast MAP Model Data: Analog, Power Management Foundries

More information

RESEARCH BULLETIN MARCH 27, 2013

RESEARCH BULLETIN MARCH 27, 2013 RESEARCH BULLETIN MARCH 27, 2013 Pure-Play Foundries and Fabless Suppliers are Star Performers in Top 25 conductor Supplier ing Qualcomm and GlobalFoundries registered better than 30% growth last year.

More information

MOS MEMORY MARKET INTRODUCTION GROWTH MATURITY SATURATION DECLINE (OBSOLETE) 16M DRAM 1M SRAM. HIGH SPEED CMOS/BiCMOS 16K SRAM 4M ROM 1M ROM

MOS MEMORY MARKET INTRODUCTION GROWTH MATURITY SATURATION DECLINE (OBSOLETE) 16M DRAM 1M SRAM. HIGH SPEED CMOS/BiCMOS 16K SRAM 4M ROM 1M ROM 1 THE MOS MEMORY MARKET Overview The MOS memory market detailed in Memory 1996 consists of DRAM, SRAM, EPROM, and flash memory devices. Market and technology trends for each product segment will be covered

More information

Fab Investment Outlook Foundry, Memory and LED. Clark Tseng, Sr. Research Manager, SEMI Vietnam Semiconductor Strategy Summit September 16-17, 20214

Fab Investment Outlook Foundry, Memory and LED. Clark Tseng, Sr. Research Manager, SEMI Vietnam Semiconductor Strategy Summit September 16-17, 20214 Fab Investment Outlook Foundry, Memory and LED Clark Tseng, Sr. Research Manager, SEMI Vietnam Semiconductor Strategy Summit September 16-17, 20214 Outline Fab Investment & Capacity Trend Memory and Foundry

More information

Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN

Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN 1 Introduction The evolution of integrated circuit (IC) fabrication techniques is a unique fact in the history of modern industry. The improvements in terms of speed, density and cost have kept constant

More information

Semiconductor Manufacturing Market Outlook: Fundamentals Point to Growth

Semiconductor Manufacturing Market Outlook: Fundamentals Point to Growth Semiconductor Manufacturing Market Outlook: Fundamentals Point to Growth 3Q03 Semiconductor and Electronics Manufacturing Forecast San Jose, California 8 July 2003 Presenters: Klaus-Dieter Rinnen Mary

More information

Moore s Law: Alive and Well. Mark Bohr Intel Senior Fellow

Moore s Law: Alive and Well. Mark Bohr Intel Senior Fellow Moore s Law: Alive and Well Mark Bohr Intel Senior Fellow Intel Scaling Trend 10 10000 1 1000 Micron 0.1 100 nm 0.01 22 nm 14 nm 10 nm 10 0.001 1 1970 1980 1990 2000 2010 2020 2030 Intel Scaling Trend

More information

SEMI's Outlook - Fab Investments, Equipment and Materials Forecasts

SEMI's Outlook - Fab Investments, Equipment and Materials Forecasts SEMI's Outlook - Fab Investments, Equipment and Materials Forecasts SEMICON Korea Press Conference January 2018 Dan Tracy, Sr. Director SEMI Industry Research & Statistics Agenda 2017 Wrap Up 2018 Semiconductor

More information

Microelettronica. J. M. Rabaey, "Digital integrated circuits: a design perspective" EE141 Microelettronica

Microelettronica. J. M. Rabaey, Digital integrated circuits: a design perspective EE141 Microelettronica Microelettronica J. M. Rabaey, "Digital integrated circuits: a design perspective" Introduction Why is designing digital ICs different today than it was before? Will it change in future? The First Computer

More information

3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape

3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration

More information

Kaufman Brothers 13 th Annual Investor Conference

Kaufman Brothers 13 th Annual Investor Conference Kaufman Brothers 13 th Annual Investor Conference Craig DeYoung, VP Investor Relations New York, New York September 14, 21 / Slide 1 Safe Harbor "Safe Harbor" Statement under the US Private Securities

More information

Integrated circuits and fabrication

Integrated circuits and fabrication Integrated circuits and fabrication Motivation So far we have discussed about the various devices that are the heartbeat of core electronics. This modules aims at giving an overview of how these solid

More information

More Course Information

More Course Information More Course Information Labs and lectures are both important Labs: cover more on hands-on design/tool/flow issues Lectures: important in terms of basic concepts and fundamentals Do well in labs Do well

More information

IC Testing and Development in Semiconductor Area

IC Testing and Development in Semiconductor Area IC Testing and Development in Semiconductor Area Prepare by Lee Zhang, 2004 Outline 1. Electronic Industry Development 2. Semiconductor Industry Development 4Electronic Industry Development Electronic

More information

Credit Suisse European Technology Conference

Credit Suisse European Technology Conference Credit Suisse European Technology Conference Franki D Hoore Director European Investor Relations May 12, 2010 / Slide 1 Safe Harbor "Safe Harbor" Statement under the US Private Securities Litigation Reform

More information

Introduction to ICs and Transistor Fundamentals

Introduction to ICs and Transistor Fundamentals Introduction to ICs and Transistor Fundamentals A Brief History 1958: First integrated circuit Flip-flop using two transistors Built by Jack Kilby at Texas Instruments 2003 Intel Pentium 4 mprocessor (55

More information

Transforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry. Dr. Thomas de Paly

Transforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry. Dr. Thomas de Paly Transforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry Dr. Thomas de Paly October 06, 2009 Opportunity Meets Vision Vision To be the first truly global semiconductor foundry,

More information

FBR Capital Markets 12 th Annual Spring Investor Conference

FBR Capital Markets 12 th Annual Spring Investor Conference FBR Capital Markets 12 th Annual Spring Investor Conference ASML continues to execute its leadership strategy Craig De Young VP Investor Relations and Corporate Communications New York City - May 28-29,

More information

Burn-in & Test Socket Workshop

Burn-in & Test Socket Workshop Burn-in & Test Socket Workshop IEEE March 4-7, 2001 Hilton Mesa Pavilion Hotel Mesa, Arizona IEEE COMPUTER SOCIETY Sponsored By The IEEE Computer Society Test Technology Technical Council COPYRIGHT NOTICE

More information

Transforming Electronic Interconnect. Tim Olson Founder & CTO Deca Technologies

Transforming Electronic Interconnect. Tim Olson Founder & CTO Deca Technologies Transforming Electronic Interconnect Tim Olson Founder & CTO Deca Technologies Changing Form X-ray images courtesy of Nick Veasey & flickr.com Shipments in millions Changing Form Smartphone Sales Have

More information

ASIA SHIPPING OUTLOOK

ASIA SHIPPING OUTLOOK OCTOBER 2016 ASIA SHIPPING OUTLOOK TPM Asia 2016 Mario O. Moreno, Senior Economist, IHS Maritime & Trade +1 973 776 7850 Mario.Moreno@ihsmarkit.com Agenda Asia Shipping Outlook / October 2016 Asia US trade

More information

3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA

3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA 3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion

More information

1996 FACTS 1997 FORECAST Market Size: $1,105 million Market Size: $815 million Shipments: 370 million Shipments: 330 million ASP: $2.99 ASP: $2.

1996 FACTS 1997 FORECAST Market Size: $1,105 million Market Size: $815 million Shipments: 370 million Shipments: 330 million ASP: $2.99 ASP: $2. 4 THE EPROM MARKET FACTS FORECAST Market Size: $, million Market Size: $8 million Shipments: 3 million Shipments: 33 million ASP: $2.99 ASP: $2.4 OVERVIEW EPROMs (electrically programmable read only memory)

More information

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422)

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) Memory In computing, memory refers to the computer hardware devices used to store information for immediate use

More information

Technology and Manufacturing

Technology and Manufacturing Technology and Manufacturing Executive Vice President Field Trip 2006 - London, May 23rd Field Trip 2006 - London, May 23rd Technology Technology Development Centers and Main Programs CMOS Logic Platform

More information

EE586 VLSI Design. Partha Pande School of EECS Washington State University

EE586 VLSI Design. Partha Pande School of EECS Washington State University EE586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 1 (Introduction) Why is designing digital ICs different today than it was before? Will it change in

More information

Driving the Technology Frontier; Implications on this Cycle Bank of America Merrill Lynch Taiwan, Technology and Beyond Conference

Driving the Technology Frontier; Implications on this Cycle Bank of America Merrill Lynch Taiwan, Technology and Beyond Conference Driving the Technology Frontier; Implications on this Cycle Bank of America Merrill Lynch Taiwan, Technology and Beyond Conference Craig De Young VP Investor Relations and Corporate Communications March

More information

Global Semiconductor Market Outlook to 2017

Global Semiconductor Market Outlook to 2017 RNCOS Page 1 Table of Contents 1. Analyst View 2. Research Methodology 3. Global Semiconductor Industry 3.1 By Player 3.2 By Region 3.3 By Application 4. Industry Performance Outlook to 2017 4.1 By Segment

More information

ECE 261: Full Custom VLSI Design

ECE 261: Full Custom VLSI Design ECE 261: Full Custom VLSI Design Prof. James Morizio Dept. Electrical and Computer Engineering Hudson Hall Ph: 201-7759 E-mail: jmorizio@ee.duke.edu URL: http://www.ee.duke.edu/~jmorizio Course URL: http://www.ee.duke.edu/~jmorizio/ece261/261.html

More information

Archive 2017 BiTS Workshop- Image: Easyturn/iStock

Archive 2017 BiTS Workshop- Image: Easyturn/iStock Archive September 6-7, 2017 InterContinental Shanghai Pudong Hotel - Shanghai, China Archive 2017 BiTS Workshop- Image: Easyturn/iStock September 6-7, 2017 Archive COPYRIGHT NOTICE This multimedia file

More information

CAD for VLSI. Debdeep Mukhopadhyay IIT Madras

CAD for VLSI. Debdeep Mukhopadhyay IIT Madras CAD for VLSI Debdeep Mukhopadhyay IIT Madras Tentative Syllabus Overall perspective of VLSI Design MOS switch and CMOS, MOS based logic design, the CMOS logic styles, Pass Transistors Introduction to Verilog

More information

Presenter Name. Larry Morrell Title or job function. Vice President/GM IP Products

Presenter Name. Larry Morrell Title or job function. Vice President/GM IP Products Presenter Name Larry Morrell Title or job function Vice President/GM IP Products AEON Nonvolatile Memory IP Tier 1 customers AEON units shipped 3 6 17 30 11B 1.1B 700M 300M 70M 2005 2006 2007 2008 0.25

More information

SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd

SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd 2 Agenda TSMC IP Ecosystem DDR Interfaces for SoCs Summary 3 TSMC Highlights Founded in 1987 The world's first dedicated semiconductor foundry

More information

Hardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable.

Hardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable. PLDs, ASICs and FPGAs FPGA definition: Digital integrated circuit that contains configurable blocks of logic and configurable interconnects between these blocks. Key points: Manufacturer does NOT determine

More information

ECE520 VLSI Design. Lecture 1: Introduction to VLSI Technology. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 1: Introduction to VLSI Technology. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 1: Introduction to VLSI Technology Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Course Objectives

More information

BRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY

BRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY BRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY Semiconductor Link Processing & Ultra-Thin Semi Wafer Dicing Louis Vintro VP & General Manager, Semiconductor Products Division Semiconductor Link Processing

More information

Driving Semiconductor Industry Optimization From. Walden C. Rhines. CHAIRMAN & CEO Mentor Graphics Corporation

Driving Semiconductor Industry Optimization From. Walden C. Rhines. CHAIRMAN & CEO Mentor Graphics Corporation Driving Semiconductor Industry Optimization From U.S.-Taiwan-China Relationships Walden C. Rhines CHAIRMAN & CEO Mentor Graphics Corporation U.S.-Taiwan-China Semiconductor Optimization Growing the total

More information

Technology & Manufacturing. Kevin Ritchie Senior vice president, Technology & Manufacturing

Technology & Manufacturing. Kevin Ritchie Senior vice president, Technology & Manufacturing Technology & Manufacturing Kevin Ritchie Senior vice president, Technology & Manufacturing 27 in review Manufacturing strategy continues to deliver financial results Accelerating analog leadership Increased

More information

IFX Day Short-Term Semiconductor Market Outlook and Long-Term Industry Trends. Dieter May VP Corporate Strategy. Munich September 22, 2003

IFX Day Short-Term Semiconductor Market Outlook and Long-Term Industry Trends. Dieter May VP Corporate Strategy. Munich September 22, 2003 IFX Day 23 Munich September 22, 23 Short-Term Semiconductor Market Outlook and Long-Term Industry Trends Page 1 VP Corporate Strategy N e v e r s t o p t h i n k i n g. Disclaimer Please note that while

More information

YE02 Semiconductor Manufacturing Market: Foundry Services (Executive Summary) Executive Summary

YE02 Semiconductor Manufacturing Market: Foundry Services (Executive Summary) Executive Summary YE02 Semiconductor Manufacturing Market: Foundry Services (Executive Summary) Executive Summary Publication Date: 15 April 2003 Author James Hines This document has been published to the following Marketplace

More information

Advancing high performance heterogeneous integration through die stacking

Advancing high performance heterogeneous integration through die stacking Advancing high performance heterogeneous integration through die stacking Suresh Ramalingam Senior Director, Advanced Packaging European 3D TSV Summit Jan 22 23, 2013 The First Wave of 3D ICs Perfecting

More information

I N V E S T O R S P R E S E N T A T I O N

I N V E S T O R S P R E S E N T A T I O N I N V E S T O R S P R E S E N T A T I O N Rafi Amit, CEO Moshe Eisenberg, CFO November 2018 SAFE HARBOR The information presented today contains forward-looking statements that relate to anticipated future

More information

OVERALL TECHNOLOGY ROADMAP CHARACTERISTICS TABLES CONTENTS

OVERALL TECHNOLOGY ROADMAP CHARACTERISTICS TABLES CONTENTS OVERALL TECHNOLOGY ROADMAP CHARACTERISTICS TABLES CONTENTS Table 1a Product Generations and Chip Size Model Technology Nodes Near-term Years... 2 Table 1b Product Generations and Chip Size Model Technology

More information

CMOSETR Session C1, July 7 (Macroelectronics)

CMOSETR Session C1, July 7 (Macroelectronics) Universal Flexible Hybrid System Development Kit including MCU, ADC and RFIC Prepared for: CMOSETR Session C1, July 7 (Macroelectronics) Doug Hackler President & CEO doughackler@americansemi.com 208 336-2773

More information

State of the Market. Jean-Philippe Dauvin Group Vice President Chief Economist. Field Trip London, May 23rd

State of the Market. Jean-Philippe Dauvin Group Vice President Chief Economist. Field Trip London, May 23rd Group Vice President Chief Economist Field Trip 2006 - London, May 23rd The World Economy in 2006 Rest of Asia 5% Former SSR 8% India North America 23% 2006 growth China 1 2006 growth 3% Central & Latin

More information

SOITEC REPORTS SECOND QUARTER FY 17 REVENUES OF 56.7 M, UP 4% COMPARED WITH THE SECOND QUARTER OF FY 16 AT CONSTANT EXCHANGE RATES

SOITEC REPORTS SECOND QUARTER FY 17 REVENUES OF 56.7 M, UP 4% COMPARED WITH THE SECOND QUARTER OF FY 16 AT CONSTANT EXCHANGE RATES SOITEC REPORTS SECOND QUARTER FY 17 REVENUES OF 56.7 M, UP 4% COMPARED WITH THE SECOND QUARTER OF FY 16 AT CONSTANT EXCHANGE RATES Continued sustainable growth in Communication & Power 200-mm wafer sales

More information

Automotive Outlook. William Strauss Senior Economist and Economic Advisor Federal Reserve Bank of Chicago

Automotive Outlook. William Strauss Senior Economist and Economic Advisor Federal Reserve Bank of Chicago Automotive Outlook Georgia State University Economic Forecasting Center Atlanta, GA August 23, 2017 William Strauss Senior Economist and Economic Advisor Federal Reserve Bank of Chicago Brief Macro Assessment

More information

New Silicon Frontiers: Physically Flexible System-on-a-Chip

New Silicon Frontiers: Physically Flexible System-on-a-Chip New Silicon Frontiers: Physically Flexible System-on-a-Chip Richard L. Chaney, Douglas R. Hackler, Kelly J. DeGregorio, Dale G. Wilson This work sponsored in part by the Rapid Response Technology Office

More information

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163 UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163 LEARNING OUTCOMES 4.1 DESIGN METHODOLOGY By the end of this unit, student should be able to: 1. Explain the design methodology for integrated circuit.

More information

I N V E S T O R S P R E S E N T A T I O N

I N V E S T O R S P R E S E N T A T I O N I N V E S T O R S P R E S E N T A T I O N Rafi Amit, CEO Moshe Eisenberg, CFO April 2018 SAFE HARBOR The information presented today contains forward-looking statements that relate to anticipated future

More information

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I) COMP3221: Microprocessors and Embedded Systems Lecture 23: Memory Systems (I) Overview Memory System Hierarchy RAM, ROM, EPROM, EEPROM and FLASH http://www.cse.unsw.edu.au/~cs3221 Lecturer: Hui Wu Session

More information

Samsung emcp. WLI DDP Package. Samsung Multi-Chip Packages can help reduce the time to market for handheld devices BROCHURE

Samsung emcp. WLI DDP Package. Samsung Multi-Chip Packages can help reduce the time to market for handheld devices BROCHURE Samsung emcp Samsung Multi-Chip Packages can help reduce the time to market for handheld devices WLI DDP Package Deliver innovative portable devices more quickly. Offer higher performance for a rapidly

More information

Hardware Decisions for Embedded Systems Design in Asia/Pacific

Hardware Decisions for Embedded Systems Design in Asia/Pacific End-User Analysis Hardware Decisions for Embedded Systems Design in Asia/Pacific Abstract: Over 900 embedded systems designers in Asia/Pacific responded to our survey of hardware decisions. Currently,

More information

TechSearch International, Inc.

TechSearch International, Inc. On the Road to 3D ICs: Markets and Solutions E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com High future cost of lithography Severe interconnect delay Noted in ITRS roadmap

More information

Fab Investment Outlook Foundry, Memory and LED. Clark Tseng, Sr. Research Manager Industry Research & Statistics, SEMI

Fab Investment Outlook Foundry, Memory and LED. Clark Tseng, Sr. Research Manager Industry Research & Statistics, SEMI Fab Investment Outlook Foundry, Memory and LED Clark Tseng, Sr. Research Manager Industry Research & Statistics, SEMI Outline Fab Investment & Capacity Trend Memory and Foundry Investment Outlook LED Investment

More information

Memory Industry Dynamics & Market Drivers Memory Market Segments Memory Products Dynamics Memory Status 2007 Key Challenges for 2008 Future Trends

Memory Industry Dynamics & Market Drivers Memory Market Segments Memory Products Dynamics Memory Status 2007 Key Challenges for 2008 Future Trends TOC Memory Industry Dynamics & Market Drivers Memory Market a significant portion of Semi business Memory Market Forecast Industry Dynamics & Impact on Memory Market Key drivers for Memory growth Memory

More information

UBS Global Technology and Services Conference New York City. Craig DeYoung VP, Investor Relations & Corporate Communications

UBS Global Technology and Services Conference New York City. Craig DeYoung VP, Investor Relations & Corporate Communications UBS Global Technology and Services Conference New York City Craig DeYoung VP, Investor Relations & Corporate Communications June 9, 2009 / Slide 1 Safe Harbor "Safe Harbor" Statement under the US Private

More information

Flexible Product Demonstrations enabled with the FleX IC Development Kit

Flexible Product Demonstrations enabled with the FleX IC Development Kit Flexible Product Demonstrations enabled with the FleX IC Development Kit Flexible MCU, ADC and RFIC high-performance ICs provide needed capability for sophisticated flexible electronic products. Session

More information

CMPE 415 Programmable Logic Devices FPGA Technology I

CMPE 415 Programmable Logic Devices FPGA Technology I Department of Computer Science and Electrical Engineering CMPE 415 Programmable Logic Devices FPGA Technology I Prof. Ryan Robucci Some slides (blue-frame) developed by Jim Plusquellic Some images credited

More information

Global and China IC Substrate Industry Report, Apr. 2012

Global and China IC Substrate Industry Report, Apr. 2012 Global and China IC Substrate Industry Report, 2011-2012 Apr. 2012 STUDY GOAL AND OBJECTIVES This report provides the industry executives with strategically significant competitor information, analysis,

More information

Additional Slides for Lecture 17. EE 271 Lecture 17

Additional Slides for Lecture 17. EE 271 Lecture 17 Additional Slides for Lecture 17 Advantages/Disadvantages of Wire Bonding Pros Cost: cheapest packages use wire bonding Allows ready access to front side of die for probing Cons Relatively high inductance

More information

Memory Industry Report T A B L E O F C O N T E N T S

Memory Industry Report T A B L E O F C O N T E N T S Memory Industry Report T A B L E O F C O N T E N T S Executive Summary 1 MEMORY INDUSTRY DYNAMICS & MARKET DRIVERS...3 Memory Market a significant portion of Semi business...3 Memory Market Forecast...3

More information

Memory Industry Updates. TongFu Microelectronics Co., Ltd. Andrew Peng

Memory Industry Updates. TongFu Microelectronics Co., Ltd. Andrew Peng Memory Industry Updates TongFu Microelectronics Co., Ltd. Andrew Peng Worldwide Semiconductor Business Update The worldwide semiconductor market was up 1.1% in 2016 to US$338.9 Billion The year 2017 is

More information

SOITEC REPORTS FY 17 THIRD QUARTER REVENUES

SOITEC REPORTS FY 17 THIRD QUARTER REVENUES SOITEC REPORTS FY 17 THIRD QUARTER REVENUES Q3 17 revenues reached 63.1m, up 5% at constant ex rates compared with Q3 16 Continued growth in Communication & Power 200-mm wafer sales 300-mm wafer sales

More information

Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008

Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 / DEVICE 1.E+03 1.E+02 1.E+01 1.E+00 1.E-01 1.E-02 1.E-03 1.E-04 1.E-05 1.E-06 1.E-07 Productivity Gains

More information

Access Time Time needed by the device to present the data out after the address has been validated.

Access Time Time needed by the device to present the data out after the address has been validated. 12 GLOSSARY OF TERMS Acceptor An impurity that can make a semiconductor P-type by causing the absence of electrons in the conduction band (called holes ). These holes are carriers of positive charge. Access

More information

3-D Package Integration Enabling Technologies

3-D Package Integration Enabling Technologies 3-D Package Integration Enabling Technologies Nanium - Semi Networking Day David Clark - Choon Heung Lee - Ron Huemoeller June 27th, 2013 Enabling a Microelectronic World Mobile Communications Driving

More information

Vertical Circuits. Small Footprint Stacked Die Package and HVM Supply Chain Readiness. November 10, Marc Robinson Vertical Circuits, Inc

Vertical Circuits. Small Footprint Stacked Die Package and HVM Supply Chain Readiness. November 10, Marc Robinson Vertical Circuits, Inc Small Footprint Stacked Die Package and HVM Supply Chain Readiness Marc Robinson Vertical Circuits, Inc November 10, 2011 Vertical Circuits Building Blocks for 3D Interconnects Infrastructure Readiness

More information

VLSI Design Automation

VLSI Design Automation VLSI Design Automation IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing Programmable PLA, FPGA Embedded systems Used in cars,

More information

Samsung Electronics Announces Fourth Quarter & FY 2015 Results

Samsung Electronics Announces Fourth Quarter & FY 2015 Results Samsung Electronics Announces Fourth Quarter & FY 2015 Results SEOUL, Korea January 28, 2016 Samsung Electronics announced financial results for the fourth quarter ended December 31, 2015. Samsung posted

More information

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration 1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements

More information

Piper Jaffray Europe Conference London

Piper Jaffray Europe Conference London Piper Jaffray Europe Conference London Franki D Hoore Director Investor Relations June 22, 2010 / Slide 1 Safe Harbor "Safe Harbor" Statement under the US Private Securities Litigation Reform Act of 1995:

More information

CMPEN 411 VLSI Digital Circuits. Lecture 01: Introduction

CMPEN 411 VLSI Digital Circuits. Lecture 01: Introduction CMPEN 411 VLSI Digital Circuits Kyusun Choi Lecture 01: Introduction CMPEN 411 Course Website link at: http://www.cse.psu.edu/~kyusun/teach/teach.html [Adapted from Rabaey s Digital Integrated Circuits,

More information

Design Techniques for Implementing an 800MHz ARM v5 Core for Foundry-Based SoC Integration. Faraday Technology Corp.

Design Techniques for Implementing an 800MHz ARM v5 Core for Foundry-Based SoC Integration. Faraday Technology Corp. Design Techniques for Implementing an 800MHz ARM v5 Core for Foundry-Based SoC Integration Faraday Technology Corp. Table of Contents 1 2 3 4 Faraday & FA626TE Overview Why We Need an 800MHz ARM v5 Core

More information

Using ASIC circuits. What is ASIC. ASIC examples ASIC types and selection ASIC costs ASIC purchasing Trends in IC technologies

Using ASIC circuits. What is ASIC. ASIC examples ASIC types and selection ASIC costs ASIC purchasing Trends in IC technologies Using ASIC circuits What is this machine? ASIC examples ASIC types and selection ASIC ASIC purchasing Trends in IC technologies 9.3.2004 Turo Piila 1 9.3.2004 Turo Piila 2 What is ASIC Floorplan and layout

More information

Programmable Logic Devices Introduction CMPE 415. Programmable Logic Devices

Programmable Logic Devices Introduction CMPE 415. Programmable Logic Devices Instructor: Professor Jim Plusquellic Programmable Logic Devices Text: The Design Warrior s Guide to FPGAs, Devices, Tools and Flows, Clive "Max" Maxfield, ISBN: 0-7506-7604-3 Modeling, Synthesis and Rapid

More information

TechSearch International, Inc.

TechSearch International, Inc. Alternatives on the Road to 3D TSV E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com Everyone Wants to Have 3D ICs 3D IC solves interconnect delay problem bandwidth bottleneck

More information

Introduction. Chapter 1. Logic Non-Volatile Memory. List of Sections. List of Figures

Introduction. Chapter 1. Logic Non-Volatile Memory. List of Sections. List of Figures Logic Non-Volatile Memory by Charles Ching-Hsiang Hsu, Yuan-Tai Lin, Evans Ching-Sung Yang, Rick Shih-Jye Shen Chapter 1 Introduction List of Sections Section 1.1 What Are Logic NVMs 3 Section 1.2 When

More information

Accelerating Innovation

Accelerating Innovation Accelerating Innovation In the Era of Exponentials Dr. Chi-Foon Chan President and co-chief Executive Officer, Synopsys, Inc. August 27, 2013 ASQED 1 Accelerating Technology Innovation Exciting time to

More information

Getting Embedded Software into the Target System using Device Programmer

Getting Embedded Software into the Target System using Device Programmer Embedded Software development Process and Tools: Lesson-5 Getting Embedded Software into the Target System using Device Programmer 1 1. Device PROM or Flash Programmer 2 Device programmer also called laboratory

More information

EE380K: Computing In Transition

EE380K: Computing In Transition EE380K: Computing In Transition Nick Tredennick, Technology Analyst Gilder Publishing bozo@computer.org Semiconductor World Market 2 Where Are Semiconductors Headed? Semiconductors Integrated Circuits

More information

Investor Presentation October 2018

Investor Presentation October 2018 Investor Presentation October 2018 Safe Harbor This presentation contains forward-looking statements concerning Atomera Incorporated ( Atomera, the Company, we, us, and our ). The words believe, may, will,

More information

Embedded Controller Design. CompE 270 Digital Systems - 5. Objective. Application Specific Chips. User Programmable Logic. Copyright 1998 Ken Arnold 1

Embedded Controller Design. CompE 270 Digital Systems - 5. Objective. Application Specific Chips. User Programmable Logic. Copyright 1998 Ken Arnold 1 CompE 270 Digital Systems - 5 Programmable Logic Ken Arnold Objective Application Specific ICs Introduce User Programmable Logic Common Architectures Programmable Array Logic Address Decoding Example Development

More information

Mixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules

Mixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules A passion for performance. Mixed-Signal solutions from Aeroflex Colorado Springs Standard products Custom ASICs Mixed-Signal modules Circuit card assemblies Mixed-Signal From ICs to Systems RadHard ASICs

More information

Midyear 2002 Semiconductor Manufacturing Market: Foundry (Executive Summary) Executive Summary

Midyear 2002 Semiconductor Manufacturing Market: Foundry (Executive Summary) Executive Summary Midyear 2002 Semiconductor Manufacturing Market: Foundry (Executive Summary) Executive Summary Publication Date: August 27, 2002 Author James Hines This document has been published to the following Cluster

More information

Magnetic core memory (1951) cm 2 ( bit)

Magnetic core memory (1951) cm 2 ( bit) Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM

More information

High Performance Mixed-Signal Solutions from Aeroflex

High Performance Mixed-Signal Solutions from Aeroflex High Performance Mixed-Signal Solutions from Aeroflex We Connect the REAL World to the Digital World Solution-Minded Performance-Driven Customer-Focused Aeroflex (NASDAQ:ARXX) Corporate Overview Diversified

More information

Obsolescence Solutions

Obsolescence Solutions Obsolescence Solutions Strategic Obsolescence Management Sales Office North Robert-Bosch-Strasse 25 25335 Elmshorn Germany phone: +49-4121-463-900 fax: +49-4121-463-901 e-mail: schroeder@kamaka.de Headquarters

More information

Worldwide Memory Forecast, 4Q03 (Executive Summary) Executive Summary

Worldwide Memory Forecast, 4Q03 (Executive Summary) Executive Summary Worldwide Memory Forecast, 4Q03 (Executive Summary) Executive Summary Publication Date: 10 December 2003 Authors Richard Gordon Andrew Norwood This document has been published to the following Marketplace

More information

Abbas El Gamal. Joint work with: Mingjie Lin, Yi-Chang Lu, Simon Wong Work partially supported by DARPA 3D-IC program. Stanford University

Abbas El Gamal. Joint work with: Mingjie Lin, Yi-Chang Lu, Simon Wong Work partially supported by DARPA 3D-IC program. Stanford University Abbas El Gamal Joint work with: Mingjie Lin, Yi-Chang Lu, Simon Wong Work partially supported by DARPA 3D-IC program Stanford University Chip stacking Vertical interconnect density < 20/mm Wafer Stacking

More information

Design and Technology Trends

Design and Technology Trends Lecture 1 Design and Technology Trends R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Recently Designed Chips Itanium chip (Intel), 2B tx, 700mm 2, 8 layer 65nm CMOS (4 processors)

More information

GLOSSARY OF FREQUENTLY USED INDUSTRY ACRONYMS AND TERMINOLOGY

GLOSSARY OF FREQUENTLY USED INDUSTRY ACRONYMS AND TERMINOLOGY GLOSSARY OF FREQUENTLY USED INDUSTRY ACRONYMS AND TERMINOLOGY Acceptance Test Algorithm ANSI Application Software ASCII ASIC ASP Assembler ASSP Baud BiCMOS Bit Bus Byte C Cache CAD Cell Cellular A procedure

More information

OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic

OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic OPERATIONAL UP TO 300 c Microcontrollers Memories Logic Whether You Need an ASIC, Mixed Signal, Processor, or Peripheral, Tekmos is Your Source for High Temperature Electronics Using either a bulk silicon

More information

Embedded 28-nm Charge-Trap NVM Technology

Embedded 28-nm Charge-Trap NVM Technology Embedded 28-nm Charge-Trap NVM Technology Igor Kouznetsov Santa Clara, CA 1 Outline Embedded NVM applications Charge-trap NVM at Cypress Scaling Key Flash macro specs 28-nm Flash memory reliability Conclusions

More information

Imaging, BiCMOS ASIC and Silicon Photonics. Eric Aussedat Executive Vice President General Manager, Imaging, Bi-CMOS ASIC and Silicon Photonics Group

Imaging, BiCMOS ASIC and Silicon Photonics. Eric Aussedat Executive Vice President General Manager, Imaging, Bi-CMOS ASIC and Silicon Photonics Group Imaging, BiCMOS ASIC and Silicon Photonics Eric Aussedat Executive Vice President General Manager, Imaging, Bi-CMOS ASIC and Silicon Photonics Group IBP Leading Position Targets 2 Image Sensors Solutions

More information

VLSI Design Automation. Calcolatori Elettronici Ing. Informatica

VLSI Design Automation. Calcolatori Elettronici Ing. Informatica VLSI Design Automation 1 Outline Technology trends VLSI Design flow (an overview) 2 IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing

More information

CHAPTER 1 INTRODUCTION

CHAPTER 1 INTRODUCTION CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits

More information

FPGA Programming Technology

FPGA Programming Technology FPGA Programming Technology Static RAM: This Xilinx SRAM configuration cell is constructed from two cross-coupled inverters and uses a standard CMOS process. The configuration cell drives the gates of

More information