CSC 101: Lab #5 Prelab Boolean Logic Practice Due Date: 5:00pm, day after lab session
|
|
- Milton Dennis
- 6 years ago
- Views:
Transcription
1 Name: Username: Lab Date and Time: CSC 101: Lab #5 Prelab Boolean Logic Practice Due Date: 5:00pm, day after lab session Purpose: The purpose of this pre-lab is to provide you with hands-on experience in manipulating and designing Boolean logic circuits using a logic gate simulator. There are a set of questions on pages 5 and 6 of this document that you should answer and submit at the beginning of lab. Background reading : Read pages of your textbook (Brookshear, Computer Science: An Overview) and, review the lecture section Powerpoint notes from Wednesday, 2/9, Friday, 2/11, and Monday, 2/14. Software check: Make sure you can access the following website: The software at that website will allow us to design and test various logic circuits. Hit Cancel on the small window that pops up when you first load the page. You should see a website load that looks like the following: The simulator interface provides a toolbox of logic gates on the left-hand side of the screen and a desktop interface on the right-hand side of the screen. The desktop area is where the gates in the toolbox can be dragged and connected together. At this time, please watch the short (3 minutes) video linked on the next page. This video discusses using a similar tool, LogicGateSimulator. While watching a video about another piece of software might seem odd, that tool is very similar to the logic.ly software we will be using in lab, and the video provides a great overview of how to go about designing gates in such a tool. Don t worry about the circuits the demo shows being built -- instead focus on the processes being used dragging and dropping gates, creating wires (links) between gates, and turning inputs on and off. Video to watch: The differences you will see when working with our tool, logic.ly, instead of LogicGateSimulator are that in our tool, the inputs are light-switches, and the outputs are light bulbs.
2 Note that in these tools the inputs of each logic gate are on the left-hand side, and the outputs are on the right-hand side. After watching the video, review the information about the key logical gates listed in the table below. The explanation of the NOT, AND, OR, and XOR gates should match what you saw in lecture already. Useful Boolean logic gates: Name Symbol Truth Table NOT (Negation) Input Output 0 (False) 1 (True) 1 (True) 0 (False) AND OR XOR (Exclusive OR) INPUT Note the subtle variation from OR. Value 0 (False): Input Input Output A B 0 (F) 0 (F) 0 (F) 0 (F) 1 (T) 0 (F) 1 (T) 0 (F) 0 (F) 1 (T) 1 (T) 1 (T) Input Input Output A B 0 (F) 0 (F) 0 (F) 0 (F) 1 (T) 1 (T) 1 (T) 0 (F) 1 (T) 1 (T) 1 (T) 1 (T) Input Input Output A B 0 (F) 0 (F) 0 (F) 0 (F) 1 (T) 1 (T) 1 (T) 0 (F) 1 (T) 1 (T) 1 (T) 0 (F) Value 1 (True): (switch is up ) (switch is down and blue )
3 OUTPUT Value 0 (False): Value 1 (True): (bulb is white) (bulb is blue) Practice with interface: To help learn more about this tool we will be making use of, let s use it to verify the actions of the OR gate. Read below how I made use of logic.ly to do this. You don t have to build a circuit at the moment; just read along! I need to drag an OR gate onto the desktop. Then I drag two Switches onto the desktop and connect them to the lefthand (input) side of the OR gate. Note that I can drag Labels next to the switches and outputs to help me remember their purpose later on. I will label the top input A, the bottom input B, and, in a little bit, the output X. In the rest of the lab, the inputs will be labeled in this {A, B, } order (top to bottom). Finally, I can add a Light Bulb output, connecting it to the right hand of the OR gate and labeling it X. Now, to test this gate setup. Initially, I will find (as shown in the picture above) the input switches are up and white, indicating that they have the value 0. The output light bulb is also white, indicating it has a 0 value. This is reasonable, as evaluating 0 OR 0 (false OR false) should return the value 0 (false).
4 I will now try each of the other three combinations of inputs: 1 OR 0, 0 OR 1, and 1 OR 1. To turn an input on or off, I just need to click on the appropriate switch and it will change color. White and Up indicates 0 (off/false) and Blue and Down indicates 1 (on/true) 1 (True) OR 0 (False) output of 0 (True) 0 (False) OR 1(True) output of 1 (True) 1(True) OR 1(True) output of 1 (True) From the pictures above, it appears my OR circuit is correct! At this point, you should try to gain experience in working with the logic.ly interface by experimenting. Some suggestions for experimenting are: o Drag gates, inputs, and outputs onto the desktop and connect them maybe try to rebuild the OR gate setup I created above. o Practice dragging between the connector hooks on inputs, outputs, and gates to make connections. o Click on a wire connection to remove the connection. o Practice flipping switches on and off and monitoring outputs.
5 Name: Username: Lab Date and Time: Pre Lab #5 Questions: Answer the following questions, using this pre-lab document as a reference. These questions are worth 20 of your total 100 points for the lab. Submit your answers at the beginning of your lab section on Tuesday. 1. [8 pts (4,4)] One of the circuits we will build in lab is called a NAND circuit. This is an AND gate with two Switch inputs. The difference that separates a NAND circuit from an AND circuit is that the AND gate output is negated (sent through a NOT gate), with the NOT gate s output then being sent to a LightBulb output. a. Sketch, by hand (not in the logic.ly tool), a picture of a complete NAND circuit by using two Switch inputs, an AND gate, a NOT gate, and a LightBulb output connected in the manner described above. b. Given the table below, fill in the expected correct values for the output of the NAND gate. Do not use the logic.ly tool to do this instead do it by hand using the tables on page 2. Input A (Top Input) Input B (Bottom Input) AND Gate Output (do this first!) Negation Of AND Gate Output (NAND) 2. [12 pts (4, 4, 4)] Below is an image of a circuit I have designed in logic.ly. [This is the corrected, intended image (with a NOT gate) as indicated in the Monday midnight ]
6 a. Indicate the number and type of different components in the circuit above 1. There are (number) of (type of component) 2. There are (number) of (type of component) 3. There are (number) of (type of component) 4. There are (number) of (type of component) b. Write the equivalent Boolean expression and the complete truth table for the circuit above. [There is a similar problem to this on the homework!] Equivalent Boolean expression: Truth Table: A B Use this column for intermediate work if desired Output Value X Remember to review the Lab 4 material in preparation for the Lab 4 quiz. The quiz questions are focused on processes and activities employed during the previous lab session.
CSC 101: Lab #5 Boolean Logic Practice Due Date: 5:00pm, day after lab session
Name: Email Username: Lab Date and Time: CSC 101: Lab #5 Boolean Logic Practice Due Date: 5:00pm, day after lab session Lab Report: Answer the questions within this document as you encounter them. Also,
More informationCSC 101: Lab Manual#9 Machine Language and the CPU (largely based on the work of Prof. William Turkett) Lab due date: 5:00pm, day after lab session
CSC 101: Lab Manual#9 Machine Language and the CPU (largely based on the work of Prof. William Turkett) Lab due date: 5:00pm, day after lab session Purpose: The purpose of this lab is to gain additional
More informationCOS 116 The Computational Universe Laboratory 8: Digital Logic II
COS 116 The Computational Universe Laboratory 8: Digital Logic II In this lab you ll learn that, using only AND, OR, and NOT gates, you can build a circuit that can add two numbers. If you get stuck at
More informationUnit 10: Data Structures CS 101, Fall 2018
Unit 10: Data Structures CS 101, Fall 2018 Learning Objectives After completing this unit, you should be able to: Define and give everyday examples of arrays, stacks, queues, and trees. Explain what a
More informationUnit 2: Data Storage CS 101, Fall 2018
Unit 2: Data Storage CS 101, Fall 2018 Learning Objectives After completing this unit, you should be able to: Evaluate digital circuits that use AND, OR, XOR, and NOT. Convert binary integers to/from decimal,
More informationCSC 101: Lab #1 Introduction and Setup Due Date: 5:00pm, day after your lab session
Name: WFU Email: Lab Section: Tuesday, 9:30 Tuesday, 12:00 Tuesday, 1:30 Tuesday, 3:00 Thursday, 3:00 CSC 101: Lab #1 Introduction and Setup Due Date: 5:00pm, day after your lab session Purpose: The purpose
More informationCOS 116 The Computational Universe Laboratory 7: Digital Logic I
COS 116 The Computational Universe Laboratory 7: Digital Logic I In this lab you ll construct simple combinational circuits in software, using a simulator, and also in hardware, with a breadboard and silicon
More informationIntroduction to Electronics Workbench
Introduction to Electronics Workbench Electronics Workbench (EWB) is a design tool that provides you with all the components and instruments to create board-level designs on your PC. The user interface
More informationIntroduction to Boolean logic and Logical Gates
Introduction to Boolean logic and Logical Gates Institute of Statistics Fall 2014 We saw the importance of the binary number system for data representation in a computer system. We ll see that the construction
More informationE40M Useless Box, Boolean Logic. M. Horowitz, J. Plummer, R. Howe 1
E40M Useless Box, Boolean Logic M. Horowitz, J. Plummer, R. Howe 1 Useless Box Lab Project #2 Motor Battery pack Two switches The one you switch A limit switch The first version of the box you will build
More informationA B A+B
ECE 25 Lab 2 One-bit adder Design Introduction The goal of this lab is to design a one-bit adder using programmable logic on the BASYS board. Due to the limitations of the chips we have in stock, we need
More informationLecture #21 March 31, 2004 Introduction to Gates and Circuits
Lecture #21 March 31, 2004 Introduction to Gates and Circuits To this point we have looked at computers strictly from the perspective of assembly language programming. While it is possible to go a great
More informationCOMP combinational logic 1 Jan. 18, 2016
In lectures 1 and 2, we looked at representations of numbers. For the case of integers, we saw that we could perform addition of two numbers using a binary representation and using the same algorithm that
More informationComputer Organization and Levels of Abstraction
Computer Organization and Levels of Abstraction Announcements Today: PS 7 Lab 8: Sound Lab tonight bring machines and headphones! PA 7 Tomorrow: Lab 9 Friday: PS8 Today (Short) Floating point review Boolean
More informationElectronic Engineering Part 1 Laboratory Experiment. Digital Circuit Design 1 Combinational Logic. (3 hours)
Electronic Engineering Part 1 Laboratory Experiment Digital Circuit Design 1 Combinational Logic (3 hours) 1. Introduction These days most signal processing is done digitally. Electronic signals (representing
More informationChapter 2: Universal Building Blocks. CS105: Great Insights in Computer Science
Chapter 2: Universal Building Blocks CS105: Great Insights in Computer Science Homework 1 It is now available on our website. Answer questions in Word or any text editor and upload it via sakai. No paper
More informationCSC 101: Lab #8 Digital Video Lab due date: 5:00pm, day after lab session
Name: Lab Date and Time: Email Username: Partner s Name: CSC 101: Lab #8 Digital Video Lab due date: 5:00pm, day after lab session Pledged Assignment: This lab document should be considered a pledged graded
More informationHomework 1. Due Date: Wednesday 11/26/07 - at the beginning of the lecture
Homework 1 Due Date: Wednesday 11/26/07 - at the beginning of the lecture Problems marked with a [*] are a littlebit harder and count as extra credit. Note 1. For any of the given problems make sure that
More informationRemote Desktop How to guide
CaseMap Remote Desktop for Windows User Contents How to open Remote Desktop Connection and Login to the Terminal Server... 2 How to save your connection settings and create a shortcut on your desktop...
More informationE40M Useless Box, Boolean Logic. M. Horowitz, J. Plummer, R. Howe 1
E40M Useless Box, Boolean Logic M. Horowitz, J. Plummer, R. Howe 1 Useless Box Lab Project #2a Motor Battery pack Two switches The one you switch A limit switch The first version of the box you will build
More informationLast Name Student Number. Last Name Student Number
University of Toronto Faculty of Applied Science and Engineering Department of Electrical and Computer Engineering Midterm Examination ECE 241F - Digital Systems Wednesday October 13, 2004, 6:00pm [5]
More informationBlue Skies Blue Eyes Blue Butterflies
Blue Skies Blue Eyes Blue Butterflies Friday, April 19 Homework #9 due in class Lecture: Blue Skies, Blue Eyes & Blue Butterflies: Interaction of electromagnetic waves with matter. Week of April 22 Lab:
More informationCSE115 Lab 2 Fall 2016
DUE DATES: Monday recitations: 9:00 PM on 9/25 Wednesday recitations: 9:00 PM on 9/27 Thursday recitations: 9:00 PM on 9/28 Friday recitations: 9:00 PM on 9/29 Saturday recitations: 9:00 PM on 9/30 Ready!
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Fall 2000 Original Lab By: J.Wawrzynek and N. Weaver Edited by B. Choi, R.
More informationRELATIONAL AND LOGICAL OPERATORS
Contents RELATIONAL AND LOGICAL OPERATORS... Relational Operators... Logical Operators... Using Relational and Logical Operators with Scalars... 2 Using Relational Operators with Numerical Arrays... 5
More information61A Lecture 4. Monday, September 9
61A Lecture 4 Monday, September 9 Announcements Homework 1 due Tuesday 9/10 at 5pm; Late homework is not accepted! Quiz on Wednesday 9/11 released at 1pm, due Thursday 9/12 at 11:59pm Open-computer: You
More informationSession 2. >_ {Code4Loop}; Roochir Purani
Session 2 >_ {Code4Loop}; Roochir Purani RECAP from last session - Computers Overview Evolution of computer, little bit of history Types of Devices, and Concepts of Computers INPUT >> PROCESS >> OUTPUT
More informationCSC 220: Computer Organization Unit 10 Arithmetic-logic units
College of Computer and Information Sciences Department of Computer Science CSC 220: Computer Organization Unit 10 Arithmetic-logic units 1 Remember: 2 Arithmetic-logic units An arithmetic-logic unit,
More informationCENG 241 Digital Design 1
CENG 241 Digital Design 1 Lecture 5 Amirali Baniasadi amirali@ece.uvic.ca This Lecture Lab Review of last lecture: Gate-Level Minimization Continue Chapter 3:XOR functions, Hardware Description Language
More informationDesign a three-input, two-output sequential digital circuit which functions as a digital locking mechanism. LOCK ALARM
Department of Computing Course 112 Hardware First Year Laboratory Assignment Dates for the session 2005-2006: Hand out Date: 10 th January 2006 Hand in deadline (electronic and written report): 17.00 Monday
More informationCPSC 121: Models of Computation
CPSC 121: Models of Computation Unit 1 Propositional Logic Based on slides by Patrice Belleville and Steve Wolfman Last Updated: 2017-09-09 12:04 AM Pre Lecture Learning Goals By the start of the class,
More informationELEC ENG 4CL4 CONTROL SYSTEM DESIGN
ELEC ENG 4CL4 CONTROL SYSTEM DESIGN Lab #1: MATLAB/Simulink simulation of continuous casting Objectives: To gain experience in simulating a control system (controller + plant) within MATLAB/Simulink. To
More informationImagine Customer Support:
As the chosen inventory and fulfillment vendor, Imagine! Print Solutions is here to provide customer satisfaction through innovative techniques and superior service. We will strive to fully understand
More informationdiscrete logic do not
Welcome to my second year course on Digital Electronics. You will find that the slides are supported by notes embedded with the Powerpoint presentations. All my teaching materials are also available on
More informationCSC 120 Introduction to Creative Graphical Coding, Fall 2015
CSC 120 Introduction to Creative Graphical Coding, Fall 2015 Dr. Dale E. Parson, Assignment 1, Implementing and testing an automated avatar in Processing. This assignment is due via D2L Dropbox Assignment
More informationComputer Organization and Levels of Abstraction
Computer Organization and Levels of Abstraction Announcements PS8 Due today PS9 Due July 22 Sound Lab tonight bring machines and headphones! Binary Search Today Review of binary floating point notation
More informationBEMIDJI STATE UNIVERSITY COLLEGE OF BUSINESS, TECHNOLOGY AND COMMUNICATION Course syllabus Fall 2011
BEMIDJI STATE UNIVERSITY COLLEGE OF BUSINESS, TECHNOLOGY AND COMMUNICATION Course syllabus Fall 2011 COURSE: Computer Business Application - (BUAD 2280-01) COURSE CREDIT: INSTRUCTOR: 3.0 Credit Hours Mehdi
More information61A Lecture 3. Friday, September 5
61A Lecture 3 Friday, September 5 Announcements There's plenty of room in live lecture if you want to come (but videos are still better) Please don't make noise outside of the previous lecture! Homework
More information1 Shapes of Power Functions
MA 1165 - Lecture 06 1 Wednesday, 1/28/09 1 Shapes of Power Functions I would like you to be familiar with the shape of the power functions, that is, the functions of the form f(x) = x n, (1) for n = 1,
More informationDecisions, Decisions, Decisions. GEEN163 Introduction to Computer Programming
Decisions, Decisions, Decisions GEEN163 Introduction to Computer Programming You ve got to be very careful if you don t know where you are going, because you might not get there. Yogi Berra TuringsCraft
More informationHW #5: Digital Logic and Flip Flops
HW #5: Digital Logic and Flip Flops This homework will walk through a specific digital design problem in all its glory that you will then implement in this weeks lab. 1 Write the Truth Table (10 pts) Consider
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Spring 2000 Lab 1 Introduction to Xilinx Design Software 1 Objectives In this
More informationUC Berkeley College of Engineering, EECS Department CS61C: Combinational Logic Blocks
2 Wawrzynek, Garcia 2004 c UCB UC Berkeley College of Engineering, EECS Department CS61C: Combinational Logic Blocks 1 Introduction Original document by J. Wawrzynek (2003-11-15) Revised by Chris Sears
More informationUC Berkeley College of Engineering, EECS Department CS61C: Combinational Logic Blocks
UC Berkeley College of Engineering, EECS Department CS61C: Combinational Logic Blocks Original document by J. Wawrzynek (2003-11-15) Revised by Chris Sears and Dan Garcia (2004-04-26) 1 Introduction Last
More informationGoals 2000 Grant Project LA Conventions Used In This Manual Normal Windows conventions are used throughout this guide. They include the following:
Classroom Performance System User s Guide http://www.einstruction.com Goals 2000 Grant Project LA Conventions Used In This Manual Normal Windows conventions are used throughout this guide. They include
More information1.1 The Fifth Trial pages 18 and 25
HW03 Deadline: Tuesday, October 20 2015, before 9:00 am Mailto: skhachat@aua.am Subject line: COMP110 HW03 your name Textbook: J. G. Brookshear. Computer Science an Overview, 11 th ed., 2012 Book: R. Smullyan.
More informationUnit 5: Computer Networking CS 101, Fall 2018
Unit 5: Computer Networking CS 101, Fall 2018 Learning Objectives After completing this unit, you should be able to: Describe the physical structure of the Internet (routers, cables). Define CSMA/CD, CSMA/CA,
More informationBEMIDJI STATE UNIVERSITY COLLEGE OF BUSINESS, TECHNOLOGY AND COMMUNICATION Course syllabus Fall 2012
BEMIDJI STATE UNIVERSITY COLLEGE OF BUSINESS, TECHNOLOGY AND COMMUNICATION Course syllabus Fall 2012 COURSE: Computer Business Application - (BUAD 2280-04) COURSE CREDIT: INSTRUCTOR: 3.0 Credit Hours Mehdi
More informationHenry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012
Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012 1 Digital vs Analog Digital signals are binary; analog
More informationEECS 100/43 Lab 9 PIC Input-Output (I/O)
1. Objective EECS 100/43 Lab 9 PIC Input-Output (I/O) In this lab, you will simply hook up the output from the strain gauge circuit you designed the previous week to the PIC microcontroller. 2. Equipment
More informationCSC-105 Exam #1 October 10, 2013
CSC-105 Exam #1 October 10, 2013 Name Questions are weighted as indicated. Show your work and state your assumptions for partial credit consideration. Unless explicitly stated, there are NO intended errors
More informationBUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book
BUILDING BLOCKS OF A BASIC MICROPROCESSOR Part PowerPoint Format of Lecture 3 of Book Decoder Tri-state device Full adder, full subtractor Arithmetic Logic Unit (ALU) Memories Example showing how to write
More informationSeng310 Lecture 8. Prototyping
Seng310 Lecture 8. Prototyping Course announcements Deadlines Individual assignment (extended) deadline: today (June 7) 8:00 am by email User testing summary for paper prototype testing- Thursday June
More informationArithmetic-logic units
Arithmetic-logic units An arithmetic-logic unit, or ALU, performs many different arithmetic and logic operations. The ALU is the heart of a processor you could say that everything else in the CPU is there
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Minimization CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationIntroduction to Computer Engineering (E114)
Introduction to Computer Engineering (E114) Lab 1: Full Adder Introduction In this lab you will design a simple digital circuit called a full adder. You will then use logic gates to draw a schematic for
More informationNeed help? Call: / DOCMAIL: PRINT DRIVER USER GUIDE
Need help? Call: 01761 409701 / 409702 DOCMAIL: PRINT DRIVER USER GUIDE July 2017 1 GETTING STARTED Create your letter document... If you are sending to more than one address you will have to complete
More informationCS101 Lecture 25: The Machinery of Computation: Computer Architecture. John Magee 29 July 2013 Some material copyright Jones and Bartlett
CS101 Lecture 25: The Machinery of Computation: Computer Architecture John Magee 29 July 2013 Some material copyright Jones and Bartlett 1 Overview/Questions What did we do last time? Can we relate this
More informationCS 134 Programming Exercise 7:
CS 134 Programming Exercise 7: Scribbler Objective: To gain more experience using recursion and recursive data structures. This week, you will be implementing a program we call Scribbler. You have seen
More informationCODESYS Beginners Tutorial
Getting started with Last updated: 15/05/2017 Author: Noor Mufti index Introduction... 1 Objectives... 1 Prerequisites... 1 How to write your first program in XSoft 3... 1 Step 1: Preparing the environment...
More information4 Operations On Data 4.1. Foundations of Computer Science Cengage Learning
4 Operations On Data 4.1 Foundations of Computer Science Cengage Learning Objectives After studying this chapter, the student should be able to: List the three categories of operations performed on data.
More informationQUESTION BANK FOR TEST
CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice
More informationMidterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil
Midterm Exam Review CS 2420 :: Fall 2016 Molly O'Neil Midterm Exam Thursday, October 20 In class, pencil & paper exam Closed book, closed notes, no cell phones or calculators, clean desk 20% of your final
More informationCS1 Lecture 3 Jan. 18, 2019
CS1 Lecture 3 Jan. 18, 2019 Office hours for Prof. Cremer and for TAs have been posted. Locations will change check class website regularly First homework assignment will be available Monday evening, due
More informationESE 150 Lab 07: Digital Logic
LAB 07 In this lab we will do the following: 1. Investigate basic logic operations (AND, OR, INV, XOR) 2. Implement an ADDER on an FPGA 3. Implement a simple Finite- State Machine on an FPGA Background:
More information1 of 24 5/6/2011 2:14 PM
1 of 24 5/6/2011 2:14 PM This tutorial explains how to add links, files, zipped files, pages, and MOODLE Media. ADDING LINKS 1. Let s start with adding a link. Here is a link to a practice Prezi. Highlight
More informationIntroduction to Schematic Entry using Xilinx ISE and Digital Logic Simulation using ModelSim MXE
Introduction to Schematic Entry using Xilinx ISE and Digital Logic Simulation using ModelSim MXE 1. Synopsis: This lab introduces Xilinx Schematic Editor to input a digital design and ModelSim to simulate
More informationCS 051 Homework Laboratory #2
CS 051 Homework Laboratory #2 Dirty Laundry Objective: To gain experience using conditionals. The Scenario. One thing many students have to figure out for the first time when they come to college is how
More informationAnnouncements. 1. Forms to return today after class:
Announcements Handouts (3) to pick up 1. Forms to return today after class: Pretest (take during class later) Laptop information form (fill out during class later) Academic honesty form (must sign) 2.
More informationCMSC 201 Spring 2018 Lab 01 Hello World
CMSC 201 Spring 2018 Lab 01 Hello World Assignment: Lab 01 Hello World Due Date: Sunday, February 4th by 8:59:59 PM Value: 10 points At UMBC, the GL system is designed to grant students the privileges
More informationPHY 351/651 LABORATORY 1 Introduction to LabVIEW
PHY 351/651 LABORATORY 1 Introduction to LabVIEW Introduction Generally speaking, modern data acquisition systems include four basic stages 1 : o o A sensor (or transducer) circuit that transforms a physical
More informationLAB #1 BASIC DIGITAL CIRCUIT
LAB #1 BASIC DIGITAL CIRCUIT OBJECTIVES 1. To study the operation of basic logic gates. 2. To build a logic circuit from Boolean expressions. 3. To introduce some basic concepts and laboratory techniques
More informationCSE 141L Computer Architecture Lab Fall Lecture 3
CSE 141L Computer Architecture Lab Fall 2005 Lecture 3 Pramod V. Argade November 1, 2005 Fall 2005 CSE 141L Course Schedule Lecture # Date Day Lecture Topic Lab Due 1 9/27 Tuesday No Class 2 10/4 Tuesday
More informationLAB 2: INTRODUCTION TO LOGIC GATE AND ITS BEHAVIOUR
LAB 2: INTRODUCTION TO LOGIC GATE AND ITS BEHAVIOUR OBJECTIVE 1. To verify the operation of OR, AND, INVERTER gates 2. To implement the operation of NAND and NOR gate 3. To construct a simple combinational
More informationLogin to Blackboard on the Development System. STEP 1: Connect Blackboard to Echo 360 Lecture Capture
Login to Blackboard on the Development System Log into our DEV system at https://fsulearndev.ferris.edu/ with your MyFSU username and password. You should have courses there. If you have trouble with your
More informationCMSC 201 Spring 2017 Lab 01 Hello World
CMSC 201 Spring 2017 Lab 01 Hello World Assignment: Lab 01 Hello World Due Date: Sunday, February 5th by 8:59:59 PM Value: 10 points At UMBC, our General Lab (GL) system is designed to grant students the
More informationParallel logic circuits
Computer Mathematics Week 9 Parallel logic circuits College of Information cience and Engineering Ritsumeikan University last week the mathematics of logic circuits the foundation of all digital design
More informationLAB #3: ADDERS and COMPARATORS using 3 types of Verilog Modeling
LAB #3: ADDERS and COMPARATORS using 3 types of Verilog Modeling LAB OBJECTIVES 1. Practice designing more combinational logic circuits 2. More experience with equations and the use of K-maps and Boolean
More informationBasic Texturing Tutorial by Gary Wu
Basic Texturing Tutorial by Gary Wu This tutorial will teach you how to use basic shaders as textures on your models. In this example, we will be using a pumpkin model. The first step assumes you have
More informationOnce you login, you are taken to your User Profile Page with a few tabs at the top of the page
To Launch into a Class and Lab Login Login at the web address: https://centriq.learnondemand.net Enter -- Username: firstname.lastname 1 Password: Premier12 Once you login, you are taken to your User Profile
More informationNAND. Grade (10) Instructor. Logic Design 1 / 13
Logic Design I Laboratory 02 NAND NOR XOR # Student ID 1 Student Name Grade (10) Instructor signature 2 3 Delivery Date 1 / 13 Objective To find the basic NAND & NOR & XOR gates concept and study on multiple
More informationHomework. Update on website issue Reading: Chapter 7 Homework: All exercises at end of Chapter 7 Due 9/26
Homework Update on website issue Reading: hapter 7 Homework: All exercises at end of hapter 7 Due 9/26 opyright c 22 28 UMaine omputer Science Department / 2 OS 4: Foundations of omputer Science Karnaugh
More informationDr. Chuck Cartledge. 10 June 2015
Miscellanea Exam #1 Break Exam review 2.1 2.2 2.3 2.4 Break 3 4 Conclusion References CSC-205 Computer Organization Lecture #003 Chapter 2, Sections 2.1 through 4 Dr. Chuck Cartledge 10 June 2015 1/30
More informationConfiguring Microsoft Outlook to Connect to Hosted Exchange Service
Configuring Microsoft Outlook to Connect to Hosted Exchange Service Configuring Microsoft Outlook for Hosted Exchange Service Version: 1.0 Updated on: April 27, 2011 Page 1 of 7 TABLE OF CONTENTS Configuring
More informationOutline. policies. with some potential answers... MCS 260 Lecture 19 Introduction to Computer Science Jan Verschelde, 24 February 2016
Outline 1 midterm exam on Friday 26 February 2016 policies 2 questions with some potential answers... MCS 260 Lecture 19 Introduction to Computer Science Jan Verschelde, 24 February 2016 Intro to Computer
More information/90 TOTAL. 1(a) 8pts. fiv(a,b) is called the function.
Your Name: SID Number: UNIVERSITY OF CALIFORNIA AT BERKELEY BERKELEY DAVIS IRVINE LOS ANGELES RIVERSIDE SAN DIEGO SAN FRANCISCO SANTA BARBARA SANTA CRUZ Department of Electrical Engineering and Computer
More informationDepartment of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic
Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic Question 1: Due October 19 th, 2009 A convenient shorthand for specifying
More informationCSC 111 Introduction to Computer Science (Section C)
CSC 111 Introduction to Computer Science (Section C) Course Description: (4h) Lecture and laboratory. Rigorous introduction to the process of algorithmic problem solving and programming in a modern programming
More information4 Operations On Data 4.1. Foundations of Computer Science Cengage Learning
4 Operations On Data 4.1 Foundations of Computer Science Cengage Learning Objectives After studying this chapter, the student should be able to: List the three categories of operations performed on data.
More informationTECH 3821 Lab #2 Relay Driver with Computer Control
TECH 3821 Lab #2 Relay Driver with Computer Control Name: Background: One of the most basic controls in industry is the ability to turn things on and off. As we saw in Lab #1, a relay is often used to
More informationCS61C Machine Structures. Lecture 1 Introduction. 8/27/2006 John Wawrzynek (Warzneck)
CS61C Machine Structures Lecture 1 Introduction 8/27/2006 John Wawrzynek (Warzneck) (http://www.cs.berkeley.edu/~johnw/) http://www-inst.eecs.berkeley.edu/~cs61c/ CS 61C L01 Introduction (1) What are Machine
More informationThis podcast will demonstrate a logical approach as to how a computer adds through logical gates.
This podcast will demonstrate a logical approach as to how a computer adds through logical gates. A computer is a programmable machine that receives input, stores and manipulates data, and provides output
More informationCombinational Devices and Boolean Algebra
Combinational Devices and Boolean Algebra Silvina Hanono Wachman M.I.T. L02-1 6004.mit.edu Home: Announcements, course staff Course information: Lecture and recitation times and locations Course materials
More informationCourse Syllabus - CNT 4703 Design and Implementation of Computer Communication Networks Fall 2011
Course Syllabus - CNT 4703 Design and Implementation of Computer Communication Networks Fall 2011 Credits: 3 Course Meets: Tuesday and Thursday 4:00 pm to 5:15 pm in HEC 104 Lab Hours: HEC 322 we will
More informationUniversity of Pennsylvania. Department of Electrical and Systems Engineering. ESE Undergraduate Laboratory. Introduction to LabView
University of Pennsylvania Department of Electrical and Systems Engineering ESE Undergraduate Laboratory Introduction to LabView PURPOSE The purpose of this lab is to get you familiarized with LabView.
More informationNeed help? Call: / DOCMAIL: PRINT DRIVER USER GUIDE
Need help? Call: 01761 409701 / 409702 DOCMAIL: PRINT DRIVER USER GUIDE February 2018 1 GETTING STARTED Display settings Please be aware that to allow for the Print Driver to function efficiently, there
More informationHomework: More Abstraction, Trees, and Lists
Homework: More Abstraction, Trees, and Lists COMP 50 Fall 2013 This homework is due at 11:59PM on Monday, November 18. Submit your solutions in a single file using the COMP 50 Handin button on DrRacket;
More informationF2) Don t let me fault (22 pts, 30 min)
Name: Login: cs61c- F2) Don t let me fault (22 pts, 30 min) The specs for a MIPS machine s memory system that has one level of cache and virtual memory are: o 1MiB of Physical Address Space o 4GiB of Virtual
More informationESET 349 Microcontroller Architecture, Fall 2018
ESET 349 Microcontroller Architecture, Fall 2018 Syllabus Contact Information: Professor: Dr. Byul Hur Office: 008 Fermier Telephone: (979) 845-5195 FAX: E-mail: byulmail@tamu.edu Web: rftestgroup.tamu.edu
More informationMODULE 5 - COMBINATIONAL LOGIC
Introduction to Digital Electronics Module 5: Combinational Logic 1 MODULE 5 - COMBINATIONAL LOGIC OVERVIEW: For any given combination of input binary bits or variables, the logic will have a specific
More information