Workflow Management Systems
|
|
- Darrell Green
- 5 years ago
- Views:
Transcription
1 CS565 - Busiess Process & Workflow Maagemet Systems Workflow Maagemet Systems 1
2 Workflow Maagemet Systems Workflow maagemet is the automated coordiatio, cotrol ad commuicatio of work, both of people ad computers, i the cotext of orgaizatioal processes, through the executio of software i a etwork of computers whose order of executio is cotrolled by a computerized represetatio of the busiess processes Workflow maagemet system: a system that defies, creates ad maages the executio of workflows through the use of software, ruig o oe or more workflow egies, which is able to iterpret the process defiitio, iteract with workflow participats ad, where required, ivoke IT tools ad applicatios [WFM Coalitio] 2
3 Aatomy of Workflow Maagemet Sub-Processes Process Defiitio Which may be Maual Activities Is defied i a (a represetatio of what is iteded to happe) Activities or (which are ot maaged as part of the Workflow system) Composed of Relatioships betwee cocepts Busiess Process Automated Activities (i.e what is iteded to happe ) Durig executio are represeted by Used to maage ad create Work Items Is maaged by Workflow Maagemet System (tasks allocated to a workflow participat) Process Istaces (cotrols automated aspects of the busiess process via) (a represetatio of what is actually happeig) Iclude oe or more Activity Istaces Ad/Or Which iclude Ivoked Applicatios (computer tools/applicatios used to support a activity) 3
4 Workflow Maagemet Issues Busiess Process Aalysis, Modelig & Defiitio Process Desig & Defiitio Process Defiitio Build Time Ru Time Workflow Eactmet Service Process Istatiatio & Cotrol Applicatios & IT Tools Iteractios with Users & Applicatio Tools 4
5 Workflow Maagemet Issues Process Workflow specificatio Workflow Implemetatio =workflow applicatio Busiess Process Modelig/ Reegieerig (BPM/R) Workflow model & specificatio laguage Executable applicatio code Eactmet Service/ Rutime Support 5
6 Coceptual Architecture (system compoets) PM Toolkit process specificatio - process view - org. view process aalysis re-egieerig quality advisig... WF Developmet Toolkit graphical workflow desig testig simulatio aimatio WF Eactmet Service (ru-time system ad tools) schedulig task maager/ iterfaces processig etities moitorig trackig reportig... 6
7 WFMS Features Moitorig, trackig, auditig, reportig Authorizatio; Security Iteroperability Multiple computig platforms ad commuicatios ifrastructures Load balacig Versioig ad life-cycle Scalability: Partly distributed eactmet service (multiple server support); Fully distributed eactmet service Cloud support 7
8 WFMS Features 8
9 Process Aalysis Purpose: To esure that the right people uderstad the ecessary facts about a orgaizatioal process. Objectives: g shared uderstadig g trigger model (evet-drive) How to: gwho to talk to? (roles) g What do you do? (activities) g What prompts you to do it? (triggers) g Follow liks, ad repeat. Usig: iterviews (time cosumig, rich secodary iformatio), meetigs (quick, obscure social process) 9
10 Example: Complait Procedure customer repres ive ispector maager libraria deliver complait reject ack. filig a complait aalyze log coset egotiate solutio summarize ack. approve egotiate satisfactio execute solutio 10
11 Basic Model Compoets Workflow (process) class (schema) to model a() (busiess / orgaizatioal) process Task, activity or step Task coordiatio / likig or Cotrol flow (serial / parallelresyc/list/queues/etwork, rules/triggers, depedecies / coditios) Data flow or sharig (explicit passig, shared data, commo variables) Processig etities: Users --roles ad authorizatio, worklists; Iformatio Systems 11
12 Workflow Modellig Workflows deal with (parts of) busiess processes, also called cases or scearios g e.g., a isurace claim, a loa applicatio Similar cases belog to the same case type Each case has a uique idetity Cases have a limited lifetime: from the poit i time the case was submitted, to the poit its processig has bee completed At ay poit durig its lifetime, a case has a state comprisig: g the values of the relevat attributes g the coditios that have bee fulfilled g the cotet of the case 12
13 Workflow Modellig Workflows are structured i tasks g a task is a logical uit of work g regarded as idivisible or atomic (either executed i full or if its executio is stopped, a rollback to the previous state takes place) Tasks are distiguished ito g maual: performed by humas without IT support g automatic: performed without huma itervetio g semi-automatic: ivolve both humas ad applicatio programs 13
14 Applicatio/Automatic Tasks Applicatio tasks ivolve g g g g g g g scripts for termial emulatio to remote systems Web services applicatio programs/systems providig data maipulatio (filters) predefied iterfaces to legacy applicatio systems stored procedure calls cliet programs or servers ivokig other servers database trasactios 14
15 Workflow Modellig Tasks refer to geeric pieces of work ad ot to performig a particular activity for a specific case Task work item Activity task executio for particular case A process specifies the way i which a particular category of cases should be carried out ad i what order. A process ca be viewed as a procedure for a particular case type. Differet cases ca be hadled usig a sigle process A process is made up of tasks ad coditios ad may iclude sub-processes Complex processes ca be structured hierarchically Each process has a begiig ad a ed which mark the iitiatio ad completio of a case. 15
16 Workflow Modellig Workflow schedulig or routig: basic costructs g sequetial task executio: implies a depedecy betwee tasks that follow oe aother; the result of oe task is iput to the ext g parallel task executio: tasks that eed to be executed simultaeously without the result of oe affectig the other. Parallel tasks are iitiated usig a AND-split ad later resychroized usig a AND-joi g selective routig: choice betwee two or more tasks (depedig upo specific properties of the case). Choice also kow as a OR-split. Alterative paths are reuited usig a OR-joi. g iteratio: performig a particular task a umber of times 16
17 Types of Processig Etities humas (may appear as a GUI; may use documet/image processig systems ad applicatios) script iterpreters ad compilers (for processig scripts ad applicatio programs) (legacy) applicatio systems servers i cliet-server ad trasactio processig systems DBMSs 17
18 Additioal Modellig Features Tasks: o-trasactioal, trasactioal Executio eviromet / ifrastructure / cofiguratio: executio locatio, iterfaces Deadlies Exceptio Hadlig (Error Hadlig, Recovery) specificatio 18
19 Workflow Modellig & Aalysis Workflow eactmet g the eactmet of work items is triggered by resources (huma or automated), a exteral evet or a time sigal Workflow modellig ad aalysis must be carried out formally g forces precise defiitios avoidig ambiguities, ucertaities ad cotradictios (cotrary to may semi-formal diagrammatic techiques) g formalisms ca be used to reaso about processes (e.g., whether a case is successfully completed after a period of time, whether liveess or safety properties are maitaied etc.) 19
20 Workflow (Specificatio) Aalysis A clear theoretical basis ad correctess criteria must be established which eable the rutime system to efficietly reaso about the correctess of a requested chage... Types of Aalysis Validatio - iteractive simulatio (Are we buildig the right product?) Verificatio (establishig correctess of a workflow) - advaced aalysis techiques (Are we buildig the product right?) Performace Aalysis - throughput etc. 20
21 Correctess Criteria Structural properties Cotrol flow, Data flow, Temporal costraits Reachability, Termiatio, Deadlocks, Data icosistecy, Missig iput data Other Workflow characteristics Reassigmet of task to agets Chages i orgaizatioal schema Access to exteral databases 21
22 Formal Basis for Models High level Petri ets State ad Activity charts Temporal logic Process Algebra Graph based models Rules But there are limitatios wrt to what is modeled usig formal models. Ofte limited to workflow maps/graphs, iter-task depedecies. 22
23 Petri Nets a formalism for modelig ad aalyzig workflows g devised by Carl Petri (1962) as a tool for process modelig ad aalysis processes ca be described graphically ad i additio they possess a mathematical foudatio A Petri Net (PN) cosists of places ad trasitios deoted by circles ad rectagles respectively ge.g., the claim processig PN may have the places claim, uder cosideratio ad ready ad the trasitios record, pay ad sed letter places ad trasitios are coected by directed edges (place trasitio, trasitio place, but ot betwee places or trasitios) 23
24 Petri Nets A place p is called a iput place for a trasitio t if there is a edge from p to t A place p is called a output place for a trasitio t if there is a edge from t to p Places may cotai tokes (deoted by black dots) Although the structure of a PN is fixed, the distributio of tokes amog the places may chage The state of a PN is idicated by the distributio of tokes i the places of the et Firig a trasitio results i tokes movig from iput places to output places. 24
25 Petri Nets Example: pay uder cosideratio ready claim record sed letter The state may be represeted as the vector (3,0,0) 25
26 Petri Nets A trasitio may fire if it is eabled, i.e., there exists at least oe toke i each of its iput places Whe a trasitio fires, oe toke is removed from each iput place ad oe toke is added to the output place Tokes are cosumed from iput places ad produced at output places uder cosideratio pay claim record ready sed letter 26
27 Objectives ad Petri Goals Nets Submodel After trasitio record fires uder cosideratio claim record After trasitio pay fires uder cosideratio claim record pay sed letter pay ready ready sed letter 27
28 Petri Nets Whe a trasitio fires, the process shifts from oe state to aother Trasitios represet evet occurreces, operatios, trasformatios etc. ad are the active compoets of a P.N. Places are passive: they caot chage the state of the et; they represet particular coditios Tokes represet objects (physical, iformatioal etc.) More tha oe case ca be i progress simultaeously i a PN A PN ca also be used to describe repetitive processes 28
29 Petri Nets Example: a traffic light process for crossig a street red yr yellow rg gree gy 29
30 Petri Nets Example: two traffic light processes for crossig two 1-way streets g Requiremet: oe of the two must always be red red1 or1 or2 red2 orage1 rg1 X rg2 orage2 gree1 go1 go2 gree2 30
31 Petri Nets Apart from the graphical otatio provided by PNs, oe must be able to determie that the process modeled will operate safely. g we will study aalysis techiques later i the course PNs may become too large ad difficult to use. Several extesios have bee proposed: g Colored Petri Nets g Temporal Petri Nets g Hierarchical Petri Nets collectively referred to as high-level Petri Nets 31
32 The Weakesses of Traditioal Petri Nets Their primary aim is to represet the dyamic aspects of system behavior ad because of this they do ot have aythig other tha very simple capacity to represet etities of the domai of applicatio. Data represetatio is limited to tokes which are idistiguishable from each other. Clearly this is iadequate for represetig IT systems. Source: 32
33 Colored Petri Nets Colored Petri Nets combie the stregth of Petri ets with the stregth of programmig laguages. Petri ets provide the primitives for the descriptio of the sychroisatio of cocurret processes, while programmig laguages provide the primitives for the defiitio of data types ad the maipulatio of data values. 33
34 Colored Petri Nets I classic PN tokes foud i the same place are by defiitio idistiguishable. There is a eed to represet differet aspects or attributes of objects. I colored PN each toke has a value or color. Trasitios that fire produce tokes whose values deped o the values of the tokes cosumed. The umber of tokes produced by a trasitio also depeds o the values of the tokes cosumed. This provides a greater flexibility i represetig differet cases of processes. Like traditioal Petri Nets Colored Petri Nets cosist of Places,Trasitios, coected by Arcs (formig a bi-partite graph). They are a combiatio of text ad graphics. 34
35 Colored Petri Nets g Example: Dealig with techical faults i a product departmet g g faults are categorized if they caot be corrected right away, a repair takes place ad it is tested yieldig three possible results: 1. Fault has bee corrected 2. Further repair is required 3. Faulty compoet must be replaced A toke value represets relevat properties of the fault that eeds to be dealt with ad this value is retaied throughout the tokes trajectory i the et 35
36 Colored Petri Nets fault categorize solved eeds repair repair eeds testig test replace A output place may ot receive a toke: depedig o the trasitio categorize, a fault will be either solved or a repair will be eeded. Trasitio test may produce a toke i oe of 3 possible places 36
37 Colored Petri Nets I colored PN, coditios ca be set for the values of tokes to be cosumed A trasitio is oly eabled if there is a toke at each of its iput places ad the precoditios for firig the trasitio are met Precoditios are logical expressios referrig to the values of tokes ge.g., the trasitio categorize may have the precoditio the value of the toke to be cosumed from the place fault must cotai a valid compoet id g i this case, a fault missig a valid id will ot be categorized (trasitio ot fired; remai i the place fault) 37
38 Colored Petri Nets Precoditios ca also be used to sychroize tokes, i.e., to specify that a trasitio will fire oly if a particular combiatio of tokes ca be cosumed Example: car assembly process productio order chassis egie assemble wheel car whe a trasitio fires the umber of iput tokes must be equal to the umber of icomig arrows a precoditio must specify that tokes ca oly be cosumed i a certai combiatio (ad ot at radom) 38
39 Colored Petri Nets The examples show that ot all the required iformatio ca be represeted graphically. For each trasitio, we eed to specify: g the precoditio for firig the trasitio (if oe exists) g the umber of tokes produced i each output place whe the trasitio fires g the values of the tokes produced This iformatio ca be specified as text (pseudo-code) or as a subroutie i a programmig laguage or as a formal specificatio 39
40 Places Places are specified with the followig iscriptios: gname (for idetificatio). gcolor set (specifyig the type of tokes which may reside o the place). giitial markig (multi-set of toke colors) 40
41 Trasitios Each trasitio has the followig iscriptios: g Name (for idetificatio). g Guard (boolea expressio cotaiig some of the variables). 41
42 Arcs Each arc has the followig iscriptios: g Arc expressio (cotaiig some of the variables). Whe the arc expressio is evaluated it yields a multiset of toke colors. 42
43 Example 43
44 Markig Place P2 is empty. The markig at P1 cosists of 2 tokes of type iteger whose value is 3 ad 2 tokes of type iteger whose value is 8. O T1 is the guard X > 5. This is a barrier to T1 happeig, i that T1 will oly pass if the assigmet to X uder the occurrece i questio is greater tha 5. As we will see these guards o trasitios will play a importat part i represetig the barriers to the performace of activities. 44
45 The Arc Expressio O the arc betwee P1 ad T1 is the atomic expressio cosistig of a variable X to which may be boud oe of the iput tokes i P1. Such a bidig is called a occurrece. The expressio o the output arc from T1 to P2 represets the state chage which takes place across trasitio T1. I this example it embodies a icremet of 1 o the variable X 45
46 Guards o the expressio The expressio X > 5 at trasitio T1 is kow as a guard ad must be satisfied by the icomig toke values. If the icomig tokes do ot satisfy the guard the the trasitio caot happe. I the case X has value 8 which is > 5, the trasitio ca take place 46
47 Example 47
48 Example after firig trasitio 48
49 Occurrece The passage of tokes across trasitios from place to place through this process of bidig, satisfyig guards ad modifyig data is called a occurrece. The occurrece will be blocked if the guard is ot satisfied by the icomig tokes. So if a iput toke with value 5 was boud to X the the trasitio could ot occur. The guard is a barrier to the trasitio happeig. 49
50 Temporally-exteded Petri Nets Ofte, there is a eed to specify expected process completio time ad other iformatio related to the timig of trasitios i a PN Classic PN do ot allow modelig time. I temporally-exteded PN, tokes have a timestamp i additio to a value. The timestamp represets the time from which the toke is available for cosumptio. Trasitio eablig time: earliest momet at which all its iput places cotai sufficiet available tokes. Tokes are cosumed i a first-i-first-out fashio. The trasitio with the earliest eablig time fires first. If more tha oe have the same eablig time, oe is chose radomly 50
51 Temporally-exteded Petri Nets Firig of a trasitio may affect the eablig time of other trasitios Produced tokes have timestamp equal to or greater tha the trasitio firig time There may be a delay that depeds o the trasitio ad the the values of the tokes cosumed The delay may be costat (could be 0) or may be decided radomly Trasitio firig is take to be istataeous 51
52 Temporally-exteded Petri Nets Example: sychroized traffic lights 0 red1 30 yr1 0 0 yr red2 yellow1 rg gree1 gy1 0 X rg2 gy yellow2 gree2 rg1 eablig time=0=rg2 eablig time If rg1 is chose a toke will be produced at gree1 with delay 25, at yellow1 with delay 30 ad at red1 ad X with delay 60; rg2 will fire 52
53 Hierarchical Petri Nets Classic, colored or temporally-exteded PN have a flat structure resultig i a sigle, possibly extesive ad complex et. Ofte processes are structured hierarchically, ad ca be modeled by etworks cotaiig sub-etworks (subprocesses) This provides the ability to refie processes rather tha regard them as o-decomposable. Graphically, o-atomic sub-processes are represeted as doubly-arrowed rectagles 53
54 Objectives Hierarchical ad Goals Petri Submodel Nets fault categorize solved reeds repair repair reeds testig test replace start tr trace ch chage e ed free 54
55 Hierarchical Petri Nets PNs ca be structured hierarchically usig a bottom-up or topdow approach g g Top-dow decompositio starts with high-level processes that are gradually decomposed ito sub-processes; at the lowest level, processes cosist oly of trasitios ad places Bottom-up sythesis starts with elemetary compoets that are combied ito larger processes Complex processes are rarely o-hierarchical, hece a divide ad coquer strategy is eeded. Reuse of (sub-) processes is also possible (e.g., whe a recurrig process is icluded) 55
56 Refereces Workflow Maagemet: Models, methods ad systems by va der Aalst ad va Hee Workflow Maagemet Coalitio ( ) Coloured Petri Nets ( ) Tutorial: ) Aimated examples:
Τεχνολογία Λογισμικού
ΕΘΝΙΚΟ ΜΕΤΣΟΒΙΟ ΠΟΛΥΤΕΧΝΕΙΟ Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών Τεχνολογία Λογισμικού, 7ο/9ο εξάμηνο 2018-2019 Τεχνολογία Λογισμικού Ν.Παπασπύρου, Αν.Καθ. ΣΗΜΜΥ, ickie@softlab.tua,gr
More informationΤεχνολογία Λογισμικού
ΕΘΝΙΚΟ ΜΕΤΣΟΒΙΟ ΠΟΛΥΤΕΧΝΕΙΟ Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών Τεχνολογία Λογισμικού, 7ο/9ο εξάμηνο 2018-2019 Τεχνολογία Λογισμικού Ν.Παπασπύρου, Αν.Καθ. ΣΗΜΜΥ, ickie@softlab.tua,gr
More informationArchitectural styles for software systems The client-server style
Architectural styles for software systems The cliet-server style Prof. Paolo Ciacarii Software Architecture CdL M Iformatica Uiversità di Bologa Ageda Cliet server style CS two tiers CS three tiers CS
More informationData diverse software fault tolerance techniques
Data diverse software fault tolerace techiques Complemets desig diversity by compesatig for desig diversity s s limitatios Ivolves obtaiig a related set of poits i the program data space, executig the
More informationChapter 1. Introduction to Computers and C++ Programming. Copyright 2015 Pearson Education, Ltd.. All rights reserved.
Chapter 1 Itroductio to Computers ad C++ Programmig Copyright 2015 Pearso Educatio, Ltd.. All rights reserved. Overview 1.1 Computer Systems 1.2 Programmig ad Problem Solvig 1.3 Itroductio to C++ 1.4 Testig
More informationTask scenarios Outline. Scenarios in Knowledge Extraction. Proposed Framework for Scenario to Design Diagram Transformation
6-0-0 Kowledge Trasformatio from Task Scearios to View-based Desig Diagrams Nima Dezhkam Kamra Sartipi {dezhka, sartipi}@mcmaster.ca Departmet of Computig ad Software McMaster Uiversity CANADA SEKE 08
More information1 Enterprise Modeler
1 Eterprise Modeler Itroductio I BaaERP, a Busiess Cotrol Model ad a Eterprise Structure Model for multi-site cofiguratios are itroduced. Eterprise Structure Model Busiess Cotrol Models Busiess Fuctio
More informationEE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 13 Control and Sequencing: Hardwired and Microprogrammed Control
EE 459/500 HDL Based Digital Desig with Programmable Logic Lecture 13 Cotrol ad Sequecig: Hardwired ad Microprogrammed Cotrol Refereces: Chapter s 4,5 from textbook Chapter 7 of M.M. Mao ad C.R. Kime,
More informationBaan Tools User Management
Baa Tools User Maagemet Module Procedure UP008A US Documetiformatio Documet Documet code : UP008A US Documet group : User Documetatio Documet title : User Maagemet Applicatio/Package : Baa Tools Editio
More informationCSC 220: Computer Organization Unit 11 Basic Computer Organization and Design
College of Computer ad Iformatio Scieces Departmet of Computer Sciece CSC 220: Computer Orgaizatio Uit 11 Basic Computer Orgaizatio ad Desig 1 For the rest of the semester, we ll focus o computer architecture:
More informationAppendix D. Controller Implementation
COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Appedix D Cotroller Implemetatio Cotroller Implemetatios Combiatioal logic (sigle-cycle); Fiite state machie (multi-cycle, pipelied);
More informationCopyright 2016 Ramez Elmasri and Shamkant B. Navathe
Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 26 Ehaced Data Models: Itroductio to Active, Temporal, Spatial, Multimedia, ad Deductive Databases Copyright 2016 Ramez Elmasri ad Shamkat B.
More informationChapter 4 Threads. Operating Systems: Internals and Design Principles. Ninth Edition By William Stallings
Operatig Systems: Iterals ad Desig Priciples Chapter 4 Threads Nith Editio By William Stalligs Processes ad Threads Resource Owership Process icludes a virtual address space to hold the process image The
More informationElementary Educational Computer
Chapter 5 Elemetary Educatioal Computer. Geeral structure of the Elemetary Educatioal Computer (EEC) The EEC coforms to the 5 uits structure defied by vo Neuma's model (.) All uits are preseted i a simplified
More informationPython Programming: An Introduction to Computer Science
Pytho Programmig: A Itroductio to Computer Sciece Chapter 1 Computers ad Programs 1 Objectives To uderstad the respective roles of hardware ad software i a computig system. To lear what computer scietists
More informationModeling a Software Architecture. Paolo Ciancarini
Modelig a Software Architecture Paolo Ciacarii Ageda Describig software architectures Architectural frameworks Models based o architectural laguages Models based o UML Mai architectural views 2 Why documet
More informationCopyright 2016 Ramez Elmasri and Shamkant B. Navathe
Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 19 Query Optimizatio Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Query optimizatio Coducted by a query optimizer i a DBMS Goal:
More informationGoals of this Lecture Activity Diagram Example
Goals of this Lecture Activity Diagram Example Object-Orieted Aalysis ad Desig - Fall 998 Preset a example activity diagram Ð Relate to requiremets, use cases, ad class diagrams Also, respod to a questio
More informationStructuring Redundancy for Fault Tolerance. CSE 598D: Fault Tolerant Software
Structurig Redudacy for Fault Tolerace CSE 598D: Fault Tolerat Software What do we wat to achieve? Versios Damage Assessmet Versio 1 Error Detectio Iputs Versio 2 Voter Outputs State Restoratio Cotiued
More informationCOMP Parallel Computing. PRAM (1): The PRAM model and complexity measures
COMP 633 - Parallel Computig Lecture 2 August 24, 2017 : The PRAM model ad complexity measures 1 First class summary This course is about parallel computig to achieve high-er performace o idividual problems
More informationNon-hierarchical Coloured Petri Nets
hapter 2 No-hierarchical oloured Petri Nets This chapter itroduces the cocepts of o-hierarchical oloured Petri Nets. This is doe by meas of a ruig example cosistig of a set of simple commuicatio protocols.
More informationGE FUNDAMENTALS OF COMPUTING AND PROGRAMMING UNIT III
GE2112 - FUNDAMENTALS OF COMPUTING AND PROGRAMMING UNIT III PROBLEM SOLVING AND OFFICE APPLICATION SOFTWARE Plaig the Computer Program Purpose Algorithm Flow Charts Pseudocode -Applicatio Software Packages-
More informationSession Initiated Protocol (SIP) and Message-based Load Balancing (MBLB)
F5 White Paper Sessio Iitiated Protocol (SIP) ad Message-based Load Balacig (MBLB) The ability to provide ew ad creative methods of commuicatios has esured a SIP presece i almost every orgaizatio. The
More informationGoals of the Lecture UML Implementation Diagrams
Goals of the Lecture UML Implemetatio Diagrams Object-Orieted Aalysis ad Desig - Fall 1998 Preset UML Diagrams useful for implemetatio Provide examples Next Lecture Ð A variety of topics o mappig from
More informationthe beginning of the program in order for it to work correctly. Similarly, a Confirm
I our sytax, a Assume statemet will be used to record what must be true at the begiig of the program i order for it to work correctly. Similarly, a Cofirm statemet is used to record what should be true
More informationData Warehousing. Paper
Data Warehousig Paper 28-25 Implemetig a fiacial balace scorecard o top of SAP R/3, usig CFO Visio as iterface. Ida Carapelle & Sophie De Baets, SOLID Parters, Brussels, Belgium (EUROPE) ABSTRACT Fiacial
More informationOutline. Research Definition. Motivation. Foundation of Reverse Engineering. Dynamic Analysis and Design Pattern Detection in Java Programs
Dyamic Aalysis ad Desig Patter Detectio i Java Programs Outlie Lei Hu Kamra Sartipi {hul4, sartipi}@mcmasterca Departmet of Computig ad Software McMaster Uiversity Caada Motivatio Research Problem Defiitio
More informationA SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON
A SOFTWARE MODEL FOR THE MULTILAYER PERCEPTRON Roberto Lopez ad Eugeio Oñate Iteratioal Ceter for Numerical Methods i Egieerig (CIMNE) Edificio C1, Gra Capitá s/, 08034 Barceloa, Spai ABSTRACT I this work
More informationData Structures and Algorithms. Analysis of Algorithms
Data Structures ad Algorithms Aalysis of Algorithms Outlie Ruig time Pseudo-code Big-oh otatio Big-theta otatio Big-omega otatio Asymptotic algorithm aalysis Aalysis of Algorithms Iput Algorithm Output
More informationCustomer Portal Quick Reference User Guide
Customer Portal Quick Referece User Guide Overview This user guide is iteded for FM Approvals customers usig the Approval Iformatio Maagemet (AIM) customer portal to track their active projects. AIM is
More informationChapter 2 Distributed Information Systems Architecture
Prof. Dr.-Ig. Stefa Deßloch AG Heterogee Iformatiossysteme Geb. 36, Raum 329 Tel. 0631/205 3275 dessloch@iformatik.ui-kl.de Chapter 2 Distributed Iformatio Systems Architecture Chapter Outlie (Distributed)
More informationService Oriented Enterprise Architecture and Service Oriented Enterprise
Approved for Public Release Distributio Ulimited Case Number: 09-2786 The 23 rd Ope Group Eterprise Practitioers Coferece Service Orieted Eterprise ad Service Orieted Eterprise Ya Zhao, PhD Pricipal, MITRE
More informationSecurity of Bluetooth: An overview of Bluetooth Security
Versio 2 Security of Bluetooth: A overview of Bluetooth Security Marjaaa Träskbäck Departmet of Electrical ad Commuicatios Egieerig mtraskba@cc.hut.fi 52655H ABSTRACT The purpose of this paper is to give
More informationModern Systems Analysis and Design Seventh Edition
Moder Systems Aalysis ad Desig Seveth Editio Jeffrey A. Hoffer Joey F. George Joseph S. Valacich Desigig Databases Learig Objectives ü Cocisely defie each of the followig key database desig terms: relatio,
More informationBayesian approach to reliability modelling for a probability of failure on demand parameter
Bayesia approach to reliability modellig for a probability of failure o demad parameter BÖRCSÖK J., SCHAEFER S. Departmet of Computer Architecture ad System Programmig Uiversity Kassel, Wilhelmshöher Allee
More informationOutline. CSCI 4730 Operating Systems. Questions. What is an Operating System? Computer System Layers. Computer System Layers
Outlie CSCI 4730 s! What is a s?!! System Compoet Architecture s Overview Questios What is a?! What are the major operatig system compoets?! What are basic computer system orgaizatios?! How do you commuicate
More informationPseudocode ( 1.1) Analysis of Algorithms. Primitive Operations. Pseudocode Details. Running Time ( 1.1) Estimating performance
Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Pseudocode ( 1.1) High-level descriptio of a algorithm More structured
More informationAnalysis Metrics. Intro to Algorithm Analysis. Slides. 12. Alg Analysis. 12. Alg Analysis
Itro to Algorithm Aalysis Aalysis Metrics Slides. Table of Cotets. Aalysis Metrics 3. Exact Aalysis Rules 4. Simple Summatio 5. Summatio Formulas 6. Order of Magitude 7. Big-O otatio 8. Big-O Theorems
More informationTransitioning to BGP
Trasitioig to BGP ISP Workshops These materials are licesed uder the Creative Commos Attributio-NoCommercial 4.0 Iteratioal licese (http://creativecommos.org/liceses/by-c/4.0/) Last updated 24 th April
More informationThe Magma Database file formats
The Magma Database file formats Adrew Gaylard, Bret Pikey, ad Mart-Mari Breedt Johaesburg, South Africa 15th May 2006 1 Summary Magma is a ope-source object database created by Chris Muller, of Kasas City,
More informationDEFINITION OF CELL BEHAVIOUR. Actions and Behaviour. CELL = a CELL CELL = b CELL
Actios ad Behaviour Let us start to itroduce some modellig laguage features which will allow us to model the behaviour of a cell compoet. Suppose the cell compoet holds a sigle piece of iformatio which
More informationCOP4020 Programming Languages. Compilers and Interpreters Prof. Robert van Engelen
COP4020 mig Laguages Compilers ad Iterpreters Prof. Robert va Egele Overview Commo compiler ad iterpreter cofiguratios Virtual machies Itegrated developmet eviromets Compiler phases Lexical aalysis Sytax
More informationThreads and Concurrency in Java: Part 1
Cocurrecy Threads ad Cocurrecy i Java: Part 1 What every computer egieer eeds to kow about cocurrecy: Cocurrecy is to utraied programmers as matches are to small childre. It is all too easy to get bured.
More informationThreads and Concurrency in Java: Part 1
Threads ad Cocurrecy i Java: Part 1 1 Cocurrecy What every computer egieer eeds to kow about cocurrecy: Cocurrecy is to utraied programmers as matches are to small childre. It is all too easy to get bured.
More informationOne advantage that SONAR has over any other music-sequencing product I ve worked
*gajedra* D:/Thomso_Learig_Projects/Garrigus_163132/z_productio/z_3B2_3D_files/Garrigus_163132_ch17.3d, 14/11/08/16:26:39, 16:26, page: 647 17 CAL 101 Oe advatage that SONAR has over ay other music-sequecig
More informationLecture 6. Lecturer: Ronitt Rubinfeld Scribes: Chen Ziv, Eliav Buchnik, Ophir Arie, Jonathan Gradstein
068.670 Subliear Time Algorithms November, 0 Lecture 6 Lecturer: Roitt Rubifeld Scribes: Che Ziv, Eliav Buchik, Ophir Arie, Joatha Gradstei Lesso overview. Usig the oracle reductio framework for approximatig
More informationWhat are we going to learn? CSC Data Structures Analysis of Algorithms. Overview. Algorithm, and Inputs
What are we goig to lear? CSC316-003 Data Structures Aalysis of Algorithms Computer Sciece North Carolia State Uiversity Need to say that some algorithms are better tha others Criteria for evaluatio Structure
More informationOutline n Introduction n Background o Distributed DBMS Architecture
Outlie Itroductio Backgroud o Distributed DBMS Architecture Datalogical Architecture Implemetatio Alteratives Compoet Architecture o Distributed DBMS Architecture o Distributed Desig o Sematic Data Cotrol
More informationICS Regent. Communications Modules. Module Operation. RS-232, RS-422 and RS-485 (T3150A) PD-6002
ICS Reget Commuicatios Modules RS-232, RS-422 ad RS-485 (T3150A) Issue 1, March, 06 Commuicatios modules provide a serial commuicatios iterface betwee the cotroller ad exteral equipmet. Commuicatios modules
More informationOutline and Reading. Analysis of Algorithms. Running Time. Experimental Studies. Limitations of Experiments. Theoretical Analysis
Outlie ad Readig Aalysis of Algorithms Iput Algorithm Output Ruig time ( 3.) Pseudo-code ( 3.2) Coutig primitive operatios ( 3.3-3.) Asymptotic otatio ( 3.6) Asymptotic aalysis ( 3.7) Case study Aalysis
More informationRunning Time. Analysis of Algorithms. Experimental Studies. Limitations of Experiments
Ruig Time Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Most algorithms trasform iput objects ito output objects. The
More informationBEA WebLogic Process Integrator
BEA WebLogic Process Itegrator A Compoet of BEA WebLogic Itegratio BEA WebLogic Process Itegrator Studio Olie Help BEA WebLogic Process Itegrator Release 2.0 Documet Editio 2.0 July 2001 Copyright Copyright
More informationBEA Tuxedo. Creating CORBA Server Applications
BEA Tuxedo Creatig CORBA Server Applicatios BEA Tuxedo Release 8.0 Documet Editio 8.0 Jue 2001 Copyright Copyright 2001 BEA Systems, Ic. All Rights Reserved. Restricted Rights Leged This software ad documetatio
More informationSchema for the DCE Security Registry Server
Schema for the Security egistry Server Versio Date: 0/20/00 For questios or commets cocerig this documet, sed a email ote to dce-ldap@opegroup.org or call Doa Skibbie at 52 838-3896. . Itroductio...3 2.
More informationOn Nonblocking Folded-Clos Networks in Computer Communication Environments
O Noblockig Folded-Clos Networks i Computer Commuicatio Eviromets Xi Yua Departmet of Computer Sciece, Florida State Uiversity, Tallahassee, FL 3306 xyua@cs.fsu.edu Abstract Folded-Clos etworks, also referred
More informationRunning Time ( 3.1) Analysis of Algorithms. Experimental Studies. Limitations of Experiments
Ruig Time ( 3.1) Aalysis of Algorithms Iput Algorithm Output A algorithm is a step- by- step procedure for solvig a problem i a fiite amout of time. Most algorithms trasform iput objects ito output objects.
More informationAnalysis of Algorithms
Aalysis of Algorithms Iput Algorithm Output A algorithm is a step-by-step procedure for solvig a problem i a fiite amout of time. Ruig Time Most algorithms trasform iput objects ito output objects. The
More informationCMSC Computer Architecture Lecture 12: Virtual Memory. Prof. Yanjing Li University of Chicago
CMSC 22200 Computer Architecture Lecture 12: Virtual Memory Prof. Yajig Li Uiversity of Chicago A System with Physical Memory Oly Examples: most Cray machies early PCs Memory early all embedded systems
More informationEvaluation scheme for Tracking in AMI
A M I C o m m u i c a t i o A U G M E N T E D M U L T I - P A R T Y I N T E R A C T I O N http://www.amiproject.org/ Evaluatio scheme for Trackig i AMI S. Schreiber a D. Gatica-Perez b AMI WP4 Trackig:
More informationGuide to Applying Online
Guide to Applyig Olie Itroductio Respodig to requests for additioal iformatio Reportig: submittig your moitorig or ed of grat Pledges: submittig your Itroductio This guide is to help charities submit their
More informationA New Morphological 3D Shape Decomposition: Grayscale Interframe Interpolation Method
A ew Morphological 3D Shape Decompositio: Grayscale Iterframe Iterpolatio Method D.. Vizireau Politehica Uiversity Bucharest, Romaia ae@comm.pub.ro R. M. Udrea Politehica Uiversity Bucharest, Romaia mihea@comm.pub.ro
More informationCopyright 2016 Ramez Elmasri and Shamkant B. Navathe
Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 20 Itroductio to Trasactio Processig Cocepts ad Theory Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Trasactio Describes local
More informationPython Programming: An Introduction to Computer Science
Pytho Programmig: A Itroductio to Computer Sciece Chapter 6 Defiig Fuctios Pytho Programmig, 2/e 1 Objectives To uderstad why programmers divide programs up ito sets of cooperatig fuctios. To be able to
More informationBAAN IVc/BaanERP. Conversion Guide Oracle7 to Oracle8
BAAN IVc/BaaERP A publicatio of: Baa Developmet B.V. P.O.Box 143 3770 AC Bareveld The Netherlads Prited i the Netherlads Baa Developmet B.V. 1999. All rights reserved. The iformatio i this documet is subject
More informationHow do we evaluate algorithms?
F2 Readig referece: chapter 2 + slides Algorithm complexity Big O ad big Ω To calculate ruig time Aalysis of recursive Algorithms Next time: Litterature: slides mostly The first Algorithm desig methods:
More informationChapter 2: Non-hierarchical Coloured Petri Nets. 1`(1,"COL")++ 1`(2,"OUR")++ 1`(3,"ED ")++ 1`(4,"PET")++ 1`(5,"RI ")++ 1`(6,"NET") (n,d) AllPackets
Modellig ad Validatio of ocurret Systems hapter 2: No-hierarchical Kurt Jese & Lars Michael Kristese {jese,lmristese} @cs.au.d lls s To Sed Sed NextSed 6 `(,"OL")++ `(2,"OUR")++ `(3,"E ")++ `(4,"PET")++
More informationAlgorithms for Disk Covering Problems with the Most Points
Algorithms for Disk Coverig Problems with the Most Poits Bi Xiao Departmet of Computig Hog Kog Polytechic Uiversity Hug Hom, Kowloo, Hog Kog csbxiao@comp.polyu.edu.hk Qigfeg Zhuge, Yi He, Zili Shao, Edwi
More informationn Explore virtualization concepts n Become familiar with cloud concepts
Chapter Objectives Explore virtualizatio cocepts Become familiar with cloud cocepts Chapter #15: Architecture ad Desig 2 Hypervisor Virtualizatio ad cloud services are becomig commo eterprise tools to
More informationUsing VTR Emulation on Avid Systems
Usig VTR Emulatio o Avid Systems VTR emulatio allows you to cotrol a sequece loaded i the Record moitor from a edit cotroller for playback i the edit room alog with other sources. I this sceario the edit
More informationCopyright 2016 Ramez Elmasri and Shamkant B. Navathe
Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 18 Strategies for Query Processig Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio DBMS techiques to process a query Scaer idetifies
More informationPOMA: A Pattern-Oriented and Model-Driven Architecture
Joural Title: Software - Practice ad Experiece POMA: A Patter-Orieted ad Model-Drive Architecture Mohamed Taleb (, 2), Ahmed Seffah () ad Alai Abra (2) () Huma-Cetered Software Egieerig Group Departmet
More information3.1 Overview of MySQL Programs. These programs are discussed further in Chapter 4, Database Administration. Client programs that access the server:
3 Usig MySQL Programs This chapter provides a brief overview of the programs provided by MySQL AB ad discusses how to specify optios whe you ru these programs. Most programs have optios that are specific
More informationLecture Notes 6 Introduction to algorithm analysis CSS 501 Data Structures and Object-Oriented Programming
Lecture Notes 6 Itroductio to algorithm aalysis CSS 501 Data Structures ad Object-Orieted Programmig Readig for this lecture: Carrao, Chapter 10 To be covered i this lecture: Itroductio to algorithm aalysis
More informationAvid Interplay Bundle
Avid Iterplay Budle Versio 2.5 Cofigurator ReadMe Overview This documet provides a overview of Iterplay Budle v2.5 ad describes how to ru the Iterplay Budle cofiguratio tool. Iterplay Budle v2.5 refers
More informationVISUALSLX AN OPEN USER SHELL FOR HIGH-PERFORMANCE MODELING AND SIMULATION. Thomas Wiedemann
Proceedigs of the 2000 Witer Simulatio Coferece J. A. Joies, R. R. Barto, K. Kag, ad P. A. Fishwick, eds. VISUALSLX AN OPEN USER SHELL FOR HIGH-PERFORMANCE MODELING AND SIMULATION Thomas Wiedema Techical
More informationMorgan Kaufmann Publishers 26 February, COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. Chapter 5.
Morga Kaufma Publishers 26 February, 208 COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Iterface 5 th Editio Chapter 5 Virtual Memory Review: The Memory Hierarchy Take advatage of the priciple
More informationWYSE Academic Challenge Sectional Computer Science 2005 SOLUTION SET
WYSE Academic Challege Sectioal Computer Sciece 2005 SOLUTION SET 1. Correct aswer: a. Hz = cycle / secod. CPI = 2, therefore, CPI*I = 2 * 28 X 10 8 istructios = 56 X 10 8 cycles. The clock rate is 56
More informationCA Top Secret r14 for z/os
PRODUCT SHEET: CA TOP SECRET FOR z/os CA Top Secret r14 for z/os CA Top Secret for z/os (CA Top Secret) provides iovative ad comprehesive security for your busiess trasactio eviromets icludig z/os, Maiframe
More informationOptimization for framework design of new product introduction management system Ma Ying, Wu Hongcui
2d Iteratioal Coferece o Electrical, Computer Egieerig ad Electroics (ICECEE 2015) Optimizatio for framework desig of ew product itroductio maagemet system Ma Yig, Wu Hogcui Tiaji Electroic Iformatio Vocatioal
More informationGoals of the Lecture Object Constraint Language
Goals of the Lecture Object Costrait Laguage Object-Orieted Aalysis ad Desig - Fall 1998 Preset the Object Costrait Laguage Ð As best as possible, with the limited iformatio available from UML i a Nutshell
More informationOracle SDP Number Portability
Oracle SDP Number Portability Implemetatio Guide Release 11i August 2000 Part No. A86289-01 Oracle SDP Number Portability, Realease11i Part No.A86289-01 Copyright 2000, Oracle Corporatio. All rights reserved.
More information% Sun Logo for. X3T10/95-229, Revision 0. April 18, 1998
Su Microsystems, Ic. 2550 Garcia Aveue Moutai View, CA 94045 415 960-1300 X3T10/95-229, Revisio 0 April 18, 1998 % Su Logo for Joh Lohmeyer Chairperso, X3T10 Symbios Logic Ic. 1635 Aeroplaza Drive Colorado
More informationWhat are Information Systems?
Iformatio Systems Cocepts What are Iformatio Systems? Roma Kotchakov Birkbeck, Uiversity of Lodo Based o Chapter 1 of Beett, McRobb ad Farmer: Object Orieted Systems Aalysis ad Desig Usig UML, (4th Editio),
More informationPETRI NETS GENERATING KOLAM PATTERNS
. Lalitha et al / Idia Joural of omputer Sciece ad Egieerig (IJSE) PETRI NETS GENERATING KOLAM PATTERNS. Lalitha epartmet of Mathematics Sathyabama Uiversity, heai-119, Idia lalkrish_24@yahoo.co.i K. Ragaraja
More informationChapter 4 Remote Procedure Calls and Distributed Transactions
Prof. Dr.-Ig. Stefa Deßloch AG Heterogee Iformatiossysteme Geb. 36, Raum 329 Tel. 0631/205 3275 dessloch@iformatik.ui-kl.de Chapter 4 Remote Procedure Calls ad Distributed Trasactios Outlie Remote Procedure
More informationComputer Systems - HS
What have we leared so far? Computer Systems High Level ENGG1203 2d Semester, 2017-18 Applicatios Sigals Systems & Cotrol Systems Computer & Embedded Systems Digital Logic Combiatioal Logic Sequetial Logic
More informationLoad balanced Parallel Prime Number Generator with Sieve of Eratosthenes on Cluster Computers *
Load balaced Parallel Prime umber Geerator with Sieve of Eratosthees o luster omputers * Soowook Hwag*, Kyusik hug**, ad Dogseug Kim* *Departmet of Electrical Egieerig Korea Uiversity Seoul, -, Rep. of
More informationCombinatorial Modeling Techniques in Conjoint Simulation
Combiatorial Modelig Techiques i Cojoit Simulatio Axel Hei ad Wolfgag Hohl Istitute for Computer Sciece III (IMMD III) Uiversity of Erlage-Nürberg Martesstr. 3 D - 91058 Erlage, Germay e-mail: alhei@immd3.iformatik.ui-erlage.de
More informationSoftware development of components for complex signal analysis on the example of adaptive recursive estimation methods.
Software developmet of compoets for complex sigal aalysis o the example of adaptive recursive estimatio methods. SIMON BOYMANN, RALPH MASCHOTTA, SILKE LEHMANN, DUNJA STEUER Istitute of Biomedical Egieerig
More informationCode Review Defects. Authors: Mika V. Mäntylä and Casper Lassenius Original version: 4 Sep, 2007 Made available online: 24 April, 2013
Code Review s Authors: Mika V. Mätylä ad Casper Lasseius Origial versio: 4 Sep, 2007 Made available olie: 24 April, 2013 This documet cotais further details of the code review defects preseted i [1]. of
More informationModel Based Design: develpment of Electronic Systems
Model Based Desig: develpmet of Electroic Systems Stuttgart 16 Jue 2004 Ageda Model Based Desig: purposes ad process Model Based Desig: vehicle developmet process Tools Fuctioal Requiremets: Structure
More information. Written in factored form it is easy to see that the roots are 2, 2, i,
CMPS A Itroductio to Programmig Programmig Assigmet 4 I this assigmet you will write a java program that determies the real roots of a polyomial that lie withi a specified rage. Recall that the roots (or
More informationn Learn how resiliency strategies reduce risk n Discover automation strategies to reduce risk
Chapter Objectives Lear how resiliecy strategies reduce risk Discover automatio strategies to reduce risk Chapter #16: Architecture ad Desig Resiliecy ad Automatio Strategies 2 Automatio/Scriptig Resiliet
More informationIsn t It Time You Got Faster, Quicker?
Is t It Time You Got Faster, Quicker? AltiVec Techology At-a-Glace OVERVIEW Motorola s advaced AltiVec techology is desiged to eable host processors compatible with the PowerPC istructio-set architecture
More informationBehavioral Modeling in Verilog
Behavioral Modelig i Verilog COE 202 Digital Logic Desig Dr. Muhamed Mudawar Kig Fahd Uiversity of Petroleum ad Mierals Presetatio Outlie Itroductio to Dataflow ad Behavioral Modelig Verilog Operators
More informationQuality of Service for Workflows and Web Service Processes
Wright State Uiversity CORE Scholar Ko.e.sis Publicatios The Ohio Ceter of Excellece i Kowledge- Eabled Computig (Ko.e.sis) 4-2004 Quality of Service for Workflows ad Web Service Processes Jorge Cardoso
More informationComputers and Scientific Thinking
Computers ad Scietific Thikig David Reed, Creighto Uiversity Chapter 15 JavaScript Strigs 1 Strigs as Objects so far, your iteractive Web pages have maipulated strigs i simple ways use text box to iput
More informationMOTIF XF Extension Owner s Manual
MOTIF XF Extesio Ower s Maual Table of Cotets About MOTIF XF Extesio...2 What Extesio ca do...2 Auto settig of Audio Driver... 2 Auto settigs of Remote Device... 2 Project templates with Iput/ Output Bus
More informationCopyright 2016 Ramez Elmasri and Shamkant B. Navathe
Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe CHAPTER 22 Database Recovery Techiques Copyright 2016 Ramez Elmasri ad Shamkat B. Navathe Itroductio Recovery algorithms Recovery cocepts Write-ahead
More informationOracle Process Manufacturing
Oracle Process Maufacturig Product Developmet Recipe API User s Guide Release 11i Part No. A97387-04 Jauary 2005 Oracle Process Maufacturig Product Developmet Recipe API User s Guide, Release 11i Part
More information