SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY
|
|
- Milo Horn
- 5 years ago
- Views:
Transcription
1 SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY
2 SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY Daniel D. Gajski Jianwen Zhu Rainer Dömer Andreas Gerstlauer Shuqing Zhao University of California, Irvine SPRINGER SCIENCE+BUSINESS MEDIA, LLC
3 Library of Congress Cataloging-in-Publication Data A C.I.P. Catalogue record for this book is available from the Library of Congress. ISBN ISBN (ebook) DOI / Copyright 2000 Springer Science+Business Media New York Originally published by Kluwer Academic Publishers New York in 2000 Softcover reprint of the hardcover 1st edition 2000 All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, mechanical, photo-copying, recording, or otherwise, without the prior written permission of the publisher, Springer Science+Business Media, LLC. Printed on acid-free paper.
4 Contents List of Figures List of Tables Preface Acknowledgments ix xiii xv XVll 1. INTRODUCTION System Level Design Challenge Platform Approach IP Assembly Synthesis from Specifications System Level Design Language Related Work University projects Commercial systems Open Consortia SpecC Goals Summary ESSENTIAL ISSUES IN SYSTEM LEVEL DESIGN Models Finite-state machines Dataflow graph Finite-state machine with datapath Programming languages Superstate FSMD Hierarchical concurrent finite-state machines Program-state machines Architectures Controller architecture Datapath architecture Processor architecture CISC architecture RISC architecture 31
5 vi SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY VLIW architecture SOC architecture Languages Concurrency State transitions Hierarchy Programming constructs Behavioral completion Exception handling Timing Communication Process synchronization Methodology IP Requirements Synthesis Flow Analysis and Validation Flow Backend Summary THESPECCLANGUAGE Design Considerations for System Level Design Language Traditional Languages The SpecC language Structural Hierarchy Behavioral Hierarchy Synchronization Exception Handling Timing Additional features Reuse and IP Reference Implementation Summary THE SPECC METHODOLOGY Overview Specification Specification Model Architecture exploration Communication Synthesis Backend Summary SYSTEM LEVEL DESIGN WITH SPECC GSM Enhanced Full Rate Vocoder Human Vocal Tract Speech Synthesis Model Speech Encoding and Decoding Specification 108
6 Contents VB General Vocoder Specification 5.3 Architecture Exploration Exploration Flow Analysis and Estimation Architecture Allocation Partitioning Scheduling Results 5.4 Communication Synthesis Protocol Insertion Transducer Synthesis Protocol Inlining Vocoder Communication Synthesis Results 5.5 Backend Software Synthesis Custom Hardware Synthesis 5.6 Summary 6. CONCLUSIONS Appendices A- The SpecC Language Reference Manual Al Syntax and Semantics Al.l Boolean Type Al.2 Bitvector Type Al.3 Event Type Al.4 Time Type Al.5 Behavior Class Al.6 Channel Class Al.7 Interface Class Al.8 Ports Al.9 Class Instantiation Al.10 Sequential Execution Al.ll Parallel Execution Al.12 Pipelined Execution Al.13 Finite State Machine Execution Al.14 Exception Handling Al.15 Synchronization Al.16 Timing Specification Al.17 Binary Import Al.18 Persistent Annotation A2 Summary B- Vocoder Description B.l C Reference Implementation Block Diagrams B.l.l Coder B.l.2 Decoder
7 viii SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY B.2 Vocoder Specification 211 B.2.! General (shared) behaviors 211 B.2.2 Coder 211 B.2.3 Decoder 224 B.3 Specification Model 231 B.3.l Testbench 231 B.3.2 Coder 232 B.3.3 Preprocessing 239 B.3.4 Linear Prediction Analysis 240 B.3.5 Open-Loop Pitch Analysis 245 B.3.6 Closed-Loop Pitch Analysis 248 B.3.7 Algebraic (fixed) codebook search 254 B.3.8 Filter memory updates 259 B.3.9 Postprocessing 261 B.4 Architecture Model 262 B.4.1 Coder 262 BA.2 Bus 263 B.4.3 DSP 266 B.4.4 HW 275 B.S Communication Model 276 B.5.1 Coder 277 B.5.2 Bus 277 B.5.3 DSP 279 B.5A HW 282 B.6 Implementation Model 285 B.6.1 RTL behavioral code 285 B.6.2 RTL structural code (control only) 287 Index 311
8 List of Figures 1.1 Platform architecture IP assembly Synthesis FSM model for the elevator controller Example of a dataflow graph FSMD model for the elevator controller Statecharts: hierarchical concurrent states An example of a program-state machine A generic controller design Two different datapaths for FIR filter An example of a custom datapath Design model clse with microprogrammed control RISe with hardwired control An example of VLIW datapath A heterogeneous multiprocessor Pipelined concurrency Structural hierarchy Sequential behavioral decomposition Behavioral decomposition types Exception types Timing diagram Communication model Examples of communication Control synchronization with a fork-join Control synchronization by initialization in Statecharts Data-dependent synchronization in Statecharts A generic codesign methodology Channel inlining. 50
9 x SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY 3.1 Language Comparison Basic structure of a SpecC model Basic structure of SpecC code Behavioral hierarchy Example for simple shared memory channel Exception handling Timing Example: SRAM Read Protocol The SpecC Environment (SCE) The SpecC methodology Specification model of design example SpecC code for specification model of design example Synchronization of shared variable accesses in the specification model SpecC code for the synchronization channel Intermediate model after behavior partitioning Intermediate model after scheduling Model after behavior partitioning Example model after variable partitioning to a dedicated memory Example model after variable partitioning to local memories Model of design example after channel partitioning SpecC code for architecture model of design example Synchronization inside leaf behaviors of the architecture model SpecC code for message-passing channel Model of design example after protocol insertion Model with IPs after protocol and transducer insertion Model after protocol inlining Model with IPs after protocol inlining SpecC code for communication model of design example Speech synthesis model Vocoder top level specification Coder part of the vocoder specification Encoding part of the coder specification Decoder part of the vocoder specification Timing constraints Architecture exploration flow Sample operation profile Profile of computational complexity of coder parts Profile of computational complexity of decoder parts Estimated coder delays Estimated decoder delays. 124
10 List of Figures xi 5.13 Execution sequence of coder subbehaviors in one frame Execution sequence of decoder subbehaviors in one frame Component matching Vocoder architecture Criticality of vocoder behaviors Final vocoder partitioning Channel partitioning Sample encoder partition after scheduling Final dynamic scheduling of vocoder tasks Breakdown of coder delays after exploration Breakdown of decoder delays after exploration Architecture model General model after protocol insertion Sample model after transducer synthesis General communication model after inlining Vocoder model after protocol insertion DSP56600 bus protocol Vocoder communication model after inlining Hardware coprocessor SFSMD model after in1ining Hardware communication SFSMDs Vocoder hardware/software interfacing model Original C source code example Assembly output of original compiler Assembly code after manual optimizations HLS design flow The scheduled codebook search Superstate FSMD model Data-flow view of codebook search behavioral model A generic controller/datapath implementation Operation profile for one sub-frame RTL behavior for prefilter Datapath diagram Critical path candidates Execution time distribution. 171 B.1 Coder. 212 B.2 LP Analysis. 213 B.3 Open-loop pitch analysis. 215 B.4 Closed loop pitch search. 216 B.5 Algebraic (fixed) codebook search. 219 B.6 Filter memory update. 222 B.7 Coder block diagram. 223 B.8 Decoder. 224
11 xii SPECC: SPECIFICATION language AND METHODOLOGY B.9 B.lO B.11 B.12 LSP decoding. Subframe decoding. Post filtering. Decoder block diagram
12 List of Tables 1.1 System-level Design Projects in Academia Specification model guidelines Refinement rules for behavior partitioning Refinement rules for scheduling Refinement rules for variable partitioning Refinement rules for channel partitioning Architecture model guidelines Refinement rules for protocol insertion Refinement rules for transducer synthesis Refinement rules for inlining Communication model guidelines Implementation model guidelines Delays after architecture exploration Vocoder interrupt and address assignment Vocoder Interrupt priorities Worst-case delays for vocoder in back-to-back operation Functional Unit Selection Result Memory Addresses Unit delays. 170
13 Preface The research on system-level design and methodologies began many years ago. In 1989, we were looking for a language which would be suitable for specifying systems, and Statecharts seemed to be one of the best candidates. However, Statecharts were not intended for softwarelhardware codesign. In order to accommodate codesign, we introduced the concept of a superstate, which can execute programming language code of any length. We also incorporated several other features into our specification language, which we called SpecCharts in honor of Harel's Statecharts, which we had used as a starting point. SpecCharts were a VHDL frontend intended for the design of ASICs. Subsequently, we developed other tools for partitioning and synthesis, and encapsulated them into the SpecSyn environment, which was distributed to over 60 companies. During evaluation and experimentation with SpecSyn we have noticed two interesting trends: (a) All examples contributed by industry were written in the C programming language. (b) Many companies wanted to evolve, modify, or include legacy designs into the new system/product. These observations led us to the inclusion of new features in the language: (a) For legacy designs, we introduced structure in addition to behavior in the specification. (b) For intellectual property (IP), we separated communication from computation, and encapsulated them into behaviors and channels. Similarly, IPs were encapsulated into wrappers to enable easy ''plug-and-play'' of different IPs for developers.
14 XVI SPECC: SPECIFICATION LANGUAGE AND METHODOLOGY (c) We introduced concepts of discrete event timing in order to describe timing diagrams for protocols. Furthermore, we decided to formulate the specification language as a frontend for C. These new additions lead to SpecC, and an elegant and easy to learn IP-centric methodology for system design. In this book, we present our findings, introduce the SpecC language and provide a language reference manual, describe the SpecC methodology, and demonstrate the methodology with the example of a voice coder design. We hope that our book can be used in industrial settings for the study of design flow and methodology, and in academic settings for the education of students in system specification, modeling, and design. We welcome any comments, observations, and discussion of the topics presented in this book from our readers, who can reach us via electronic mail. Irvine, California January 2000 D. D. GAJSKI, J. ZHU, R. DOMER, A. GERSTLAUER, S. ZHAO
15 Acknowledgments The authors would like to acknowledge several individuals and organizations who helped us in concepts and experiments leading to this book. First, we would like to acknowledge contributions of Frank Vahid, Sanjiv Narayan and Jie Gong, the coauthors of the first book on Specification and Design of Embedded Systems [GVNG94]. They contributed early to some main concepts presented in this book. We would also like to acknowledge students in the Friday seminars on Design Science at UCI who participated in discussions of some concepts and ideas exposed in this book. Also, we would like to thank the organizations that sponsored this work since 1989, including NSF, Semiconductor Research Corporation, Rockwell, Toshiba, Hitachi, Matsushita, Conexant and Motorola. We would like to thank in particular Tadatoshi Ishii and Dai Araki from Toshiba for helping us focus on real industrial needs and contributing reality to the SpecC methodology. We would also like to thank Arkady Horak from Motorola for his help in the vocoder project. Also, we would like to thank Lukai Cai, Hongxing Li, Junyu Peng, Martin von Weymarn, Vincent Chang from UCI and Justin Denison, Mike Olivarez from Motorola for help in the vocoder design and in the synthesis of the codebook search part, presented in Chapter 5.
SpecC Methodology for High-Level Modeling
EDP 2002 9 th IEEE/DATC Electronic Design Processes Workshop SpecC Methodology for High-Level Modeling Rainer Dömer Daniel D. Gajski Andreas Gerstlauer Center for Embedded Computer Systems Universitiy
More informationSystem-On-Chip Architecture Modeling Style Guide
Center for Embedded Computer Systems University of California, Irvine System-On-Chip Architecture Modeling Style Guide Junyu Peng Andreas Gerstlauer Rainer Dömer Daniel D. Gajski Technical Report CECS-TR-04-22
More informationGSM Vocoder. Standards Institute (ETSI) as GSM [4]. some conclusions and summarizes the paper.
SpecC System-Level Design Methodology Applied to the Design of a GSM Vocoder A. Gerstlauer, S. Zhao, D. Gajski A. Horak Center for Embedded Computer Systems University of California, Irvine Irvine, CA
More informationPERFORMANCE ANALYSIS OF REAL-TIME EMBEDDED SOFTWARE
PERFORMANCE ANALYSIS OF REAL-TIME EMBEDDED SOFTWARE PERFORMANCE ANALYSIS OF REAL-TIME EMBEDDED SOFTWARE Yau-Tsun Steven Li Monterey Design Systems, Inc. Sharad Malik Princeton University ~. " SPRINGER
More informationSoC Design for the New Millennium Daniel D. Gajski
SoC Design for the New Millennium Daniel D. Gajski Center for Embedded Computer Systems University of California, Irvine www.cecs.uci.edu/~gajski Outline System gap Design flow Model algebra System environment
More informationComputer-Aided Recoding for Multi-Core Systems
Computer-Aided Recoding for Multi-Core Systems Rainer Dömer doemer@uci.edu With contributions by P. Chandraiah Center for Embedded Computer Systems University of California, Irvine Outline Embedded System
More informationA Practical Introduction to Hardware/Software Codesign
A Practical Introduction to Hardware/Software Codesign Patrick R. Schaumont A Practical Introduction to Hardware/Software Codesign 123 Dr. Patrick R. Schaumont Virginia Tech Bradley Dept. Electrical &
More informationThe SpecC Language. Outline
Rainer Dömer Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu/~specc/ Outline Introduction The SpecC model System-level language requirements The SpecC language
More informationThe SpecC System-Level Design Language and Methodology, Part 1. Class 309
Embedded Systems Conference San Francisco 2002 The SpecC System-Level Design Language and Methodology, Part 1 Class 309 Rainer Dömer Center for Embedded Computer Systems Universitiy of California, Irvine,
More informationCycle-accurate RTL Modeling with Multi-Cycled and Pipelined Components
Cycle-accurate RTL Modeling with Multi-Cycled and Pipelined Components Rainer Dömer, Andreas Gerstlauer, Dongwan Shin Technical Report CECS-04-19 July 22, 2004 Center for Embedded Computer Systems University
More informationEmbedded System Design
Embedded System Design Daniel D. Gajski Samar Abdi Andreas Gerstlauer Gunar Schirner Embedded System Design Modeling, Synthesis and Verification Daniel D. Gajski Center for Embedded Computer Systems University
More informationTransaction-Level Modeling Definitions and Approximations. 2. Definitions of Transaction-Level Modeling
Transaction-Level Modeling Definitions and Approximations EE290A Final Report Trevor Meyerowitz May 20, 2005 1. Introduction Over the years the field of electronic design automation has enabled gigantic
More informationEmbedded Software Generation from System Level Design Languages
Embedded Software Generation from System Level Design Languages Haobo Yu, Rainer Dömer, Daniel Gajski Center for Embedded Computer Systems University of California, Irvine, USA haoboy,doemer,gajski}@cecs.uci.edu
More informationSystem-on-Chip Environment (SCE)
System-on-Chip Environment (SCE) Tutorial Samar Abdi Junyu Peng Rainer Doemer Dongwan Shin Andreas Gerstlauer Alexander Gluhak Lukai Cai Qiang Xie Haobo Yu Pei Zhang Daniel Gajski Center for Embedded Computer
More informationSystem Level Design For Low Power. Yard. Doç. Dr. Berna Örs Yalçın
System Level Design For Low Power Yard. Doç. Dr. Berna Örs Yalçın References System-Level Design Methodology, Daniel D. Gajski Hardware-software co-design of embedded systems : the POLIS approach / by
More informationHardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
More informationEE382V: System-on-a-Chip (SoC) Design
EE382V: System-on-a-Chip (SoC) Design Lecture 8 HW/SW Co-Design Sources: Prof. Margarida Jacome, UT Austin Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu
More informationARCHITECTURE AND CAD FOR DEEP-SUBMICRON FPGAs
ARCHITECTURE AND CAD FOR DEEP-SUBMICRON FPGAs THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ARCHITECTURE AND CAD FOR DEEP-SUBMICRON FPGAs Vaughn Betz Jonathan Rose Alexander Marquardt
More informationSystem Level Design Flow
System Level Design Flow What is needed and what is not Daniel D. Gajski Center for Embedded Computer Systems University of California, Irvine www.cecs.uci.edu/~gajski System Level Design Flow What is
More informationRTOS Scheduling in Transaction Level Models
RTOS Scheduling in Transaction Level Models Haobo Yu, Andreas Gerstlauer, Daniel Gajski CECS Technical Report 03-12 March 20, 2003 Center for Embedded Computer Systems Information and Computer Science
More informationA Novel Memory Size Model for Variable-Mapping In System Level Design
A Novel Memory Size Model for Variable-Mapping In System Level Design Lukai Cai, Haobo Yu, Daniel Gajski Center for Embedded Computing Systems University of California, Irvine, USA {lcai,haoboy,gajski}@cecs.uci.edu
More informationEfficient Modeling of Embedded Systems using Designer-controlled Recoding. Rainer Dömer. With contributions by Pramod Chandraiah
Efficient Modeling of Embedded Systems using Rainer Dömer With contributions by Pramod Chandraiah Center for Embedded Computer Systems University of California, Irvine Outline Introduction Designer-controlled
More informationSystem-on-Chip Environment
System-on-Chip Environment SCE Version 2.2.0 Beta Tutorial Samar Abdi Junyu Peng Haobo Yu Dongwan Shin Andreas Gerstlauer Rainer Doemer Daniel Gajski Center for Embedded Computer Systems University of
More informationRTOS Scheduling in Transaction Level Models
RTOS Scheduling in Transaction Level Models Haobo Yu, Andreas Gerstlauer, Daniel Gajski Center for Embedded Computer Systems University of California, Irvine Irvine, CA 92697, USA {haoboy,gerstl,gajksi}@cecs.uci.edu
More informationRTOS Modeling for System Level Design
RTOS Modeling for System Level Design Andreas Gerstlauer Haobo Yu Daniel D. Gajski Center for Embedded Computer Systems University of California, Irvine Irvine, CA 92697, USA E-mail: {gerstl,haoboy,gajski}@cecs.uci.edu
More informationSystem-on-Chip Environment
System-on-Chip Environment SCE Version 2.2.0 Beta Tutorial Samar Abdi Junyu Peng Haobo Yu Dongwan Shin Andreas Gerstlauer Rainer Doemer Daniel Gajski Center for Embedded Computer Systems University of
More informationTHE VERILOG? HARDWARE DESCRIPTION LANGUAGE
THE VERILOG? HARDWARE DESCRIPTION LANGUAGE THE VERILOGf HARDWARE DESCRIPTION LANGUAGE by Donald E. Thomas Carnegie Mellon University and Philip R. Moorby Cadence Design Systems, Inc. SPRINGER SCIENCE+BUSINESS
More informationRETARGETABLE CODE GENERATION FOR DIGITAL SIGNAL PROCESSORS
RETARGETABLE CODE GENERATION FOR DIGITAL SIGNAL PROCESSORS RETARGETABLE CODE GENERATION FOR DIGITAL SIGNAL PROCESSORS Rainer LEUPERS University of Dortmund Department of Computer Science Dortmund, Germany
More informationPhilip Andrew Simpson. FPGA Design. Best Practices for Team-based Reuse. Second Edition
FPGA Design Philip Andrew Simpson FPGA Design Best Practices for Team-based Reuse Second Edition Philip Andrew Simpson San Jose, CA, USA ISBN 978-3-319-17923-0 DOI 10.1007/978-3-319-17924-7 ISBN 978-3-319-17924-7
More informationESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)
ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages
More informationContents Part I Basic Concepts The Nature of Hardware and Software Data Flow Modeling and Transformation
Contents Part I Basic Concepts 1 The Nature of Hardware and Software... 3 1.1 Introducing Hardware/Software Codesign... 3 1.1.1 Hardware... 3 1.1.2 Software... 5 1.1.3 Hardware and Software... 7 1.1.4
More informationNISC Application and Advantages
NISC Application and Advantages Daniel D. Gajski Mehrdad Reshadi Center for Embedded Computer Systems University of California, Irvine Irvine, CA 92697-3425, USA {gajski, reshadi}@cecs.uci.edu CECS Technical
More informationIP-CENTRIC METHODOLOGY AND SPECIFICATION LANGUAGE
P-CENTRC METHODOLOGY AND SPECFCATON LANGUAGE System Level Design of Embedded Systems Daniel D. Gajski, Rainer Domer and Jianwen Zhu Department of nformation and Computer Science University of California,
More informationCodesign Methodology of Real-time Embedded Controllers for Electromechanical Systems
American Journal of Applied Sciences 2 (9): 1331-1336, 25 ISSN 1546-9239 25 Science Publications Codesign Methodology of Real-time Embedded Controllers for Electromechanical Systems 1 Slim Ben Saoud, 2
More informationAutomatic Generation of Communication Architectures
i Topic: Network and communication system Automatic Generation of Communication Architectures Dongwan Shin, Andreas Gerstlauer, Rainer Dömer and Daniel Gajski Center for Embedded Computer Systems University
More informationCreating Explicit Communication in SoC Models Using Interactive Re-Coding
Creating Explicit Communication in SoC Models Using Interactive Re-Coding Pramod Chandraiah, Junyu Peng, Rainer Dömer Center for Embedded Computer Systems University of California, Irvine California, USA
More informationRefactoring-based Executable UML Transformation for Embedded System Design
IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.6, June 2009 173 Refactoring-based Executable UML Transformation for Embedded System Design Nurul Azma Zakaria, Noriko Matsumoto,
More informationSYNTHESIS OF FINITE STATE MACHINES: LOGIC OPTIMIZATION
SYNTHESIS OF FINITE STATE MACHINES: LOGIC OPTIMIZATION SYNTHESIS OF FINITE STATE MACHINES: LOGIC OPTIMIZATION Tiziano Villa University of California/Berkeley Timothy Kam Intel Corporation Robert K. Brayton
More informationCommunication Link Synthesis for SoC
Communication Link Synthesis for SoC Dongwan Shin, Andreas Gerstlauer and Daniel Gajski Technical Report CECS-04-16 June 10, 2004 Center for Embedded Computer Systems University of California, Irvine Irvine,
More informationSyntax and Semantics of the SpecC+ Language
Syntax and Semantics of the SpecC+ Language Jianwen Zhu, Rainer Dömer, Daniel D. Gajski Department of Information and Computer Science University of California, Irvine Irvine, CA 92697-3425, USA Abstract
More informationCprE 588 Embedded Computer Systems
CprE 588 Embedded Computer Systems Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #4 Introduction to SpecC Introduction System-on-Chip (SOC) design
More informationHonorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore
COMPUTER ORGANIZATION AND ARCHITECTURE V. Rajaraman Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore T. Radhakrishnan Professor of Computer Science
More informationAN INTERACTIVE MODEL RE-CODER FOR EFFICIENT SOC SPECIFICATION
AN INTERACTIVE MODEL RE-CODER FOR EFFICIENT SOC SPECIFICATION Center for Embedded Computer Systems University of California Irvine pramodc@uci.edu, doemer@uci.edu Abstract To overcome the complexity in
More informationRIDE: Recoding Integrated Development Environment
Center for Embedded Computer Systems University of California, Irvine RIDE: Recoding Integrated Development Environment Rainer Dömer Technical Report CECS-13-02 April 29, 2013 Center for Embedded Computer
More informationFundamentals of Operating Systems. Fifth Edition
Fundamentals of Operating Systems Fifth Edition Fundamentals of Operating Systems A.M. Lister University of Queensland R. D. Eager University of Kent at Canterbury Fifth Edition Springer Science+Business
More informationOptimal Message-Passing for Data Coherency in Distributed Architecture
Optimal Message-Passing for Data oherency in Distributed rchitecture Junyu Peng enter For Embedded omputer Systems University of alifornia Irvine, 92697, US pengj@ics.uci.edu Daniel Gajski enter For Embedded
More informationAn Overview of the Ptolemy Project. Organizational
An Overview of the Ptolemy Project Edward A. Lee Professor and Principal Investigator UC Berkeley Dept. of EECS Copyright 1997, The Regents of the University of California All rights reserved. Organizational
More informationPtolemy Seamlessly Supports Heterogeneous Design 5 of 5
In summary, the key idea in the Ptolemy project is to mix models of computation, rather than trying to develop one, all-encompassing model. The rationale is that specialized models of computation are (1)
More informationHIGH-LEVEL SYNTHESIS FOR REAL-TIME DIGITAL SIGNAL PROCESSING
HIGH-LEVEL SYNTHESIS FOR REAL-TIME DIGITAL SIGNAL PROCESSING THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE VLSI, COMPUTER ARCHITECfURE AND DIGITAL SIGNAL PROCESSING Latest Titles
More information100-hour Design Cycle: A Test Case. keeping the specication close to the conceptualization. 2. Use of standard languages for input specications.
100-hour Design Cycle: A Test Case Daniel D. Gajski, Loganath Ramachandran, Peter Fung 3, Sanjiv Narayan 1 and Frank Vahid 2 University of California, Irvine, CA 3 Matsushita Electric Works, Research and
More informationEliminating Race Conditions in System-Level Models by using Parallel Simulation Infrastructure
1 Eliminating Race Conditions in System-Level Models by using Parallel Simulation Infrastructure Weiwei Chen, Che-Wei Chang, Xu Han, Rainer Dömer Center for Embedded Computer Systems University of California,
More informationLoop Tiling for Parallelism
Loop Tiling for Parallelism THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE LOOP TILING FOR PARALLELISM JINGLING XUE School of Computer Science and Engineering The University of New
More informationHardware Software Codesign of Embedded System
Hardware Software Codesign of Embedded System CPSC489-501 Rabi Mahapatra Mahapatra - Texas A&M - Fall 00 1 Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on
More informationNetwork Synthesis for SoC
Network Synthesis for SoC Dongwan Shin, Andreas Gerstlauer and Daniel Gajski Technical Report CECS-04-15 June 10, 2004 Center for Embedded Computer Systems University of California, Irvine Irvine, CA 92697-3425,
More informationCOE 561 Digital System Design & Synthesis Introduction
1 COE 561 Digital System Design & Synthesis Introduction Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Outline Course Topics Microelectronics Design
More informationCHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS
Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : BASIC VERILOG HDL Introduction to HDLs, Overview of Digital Design With Verilog HDL, Basic Concepts, Data Types, System Tasks and Compiler
More informationEnergy Efficient Microprocessor Design
Energy Efficient Microprocessor Design Energy Efficient Microprocessor Design by Thomas D. Burd Robert W. Brodersen with Contributions Irom Trevor Pering Anthony Stratakos Berkeley Wireless Research Center
More informationRTOS Modeling for System Level Design
RTOS Modeling for System Level Design Design, Automation and Test in Europe Conference and Exhibition (DATE 03) Andreas Gerslauer, Haobo Yu, Daniel D. Gajski 2010. 1. 20 Presented by Jinho Choi c KAIST
More informationTopological Structure and Analysis of Interconnection Networks
Topological Structure and Analysis of Interconnection Networks Network Theory and Applications Volume 7 Managing Editors: Ding-Zhu Du, University of Minnesota, U.S.A. and Cauligi Raghavendra, University
More informationMULTIMEDIA DATABASE MANAGEMENT SYSTEMS
MULTIMEDIA DATABASE MANAGEMENT SYSTEMS THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE MULTIMEDIA SYSTEMS AND APPLICATIONS Recently Published Titles: Consulting Editor Borko Furht Florida
More informationTag der mundlichen Prufung: Dekan/Dekanin: Gutachter:
System-level Modeling and Design with the SpecC Language Dissertation zur Erlangung des Grades eines Doktors der Naturwissenschaften der Universitat Dortmund am Fachbereich Informatik von Rainer Domer
More informationA Parallel Transaction-Level Model of H.264 Video Decoder
Center for Embedded Computer Systems University of California, Irvine A Parallel Transaction-Level Model of H.264 Video Decoder Xu Han, Weiwei Chen and Rainer Doemer Technical Report CECS-11-03 June 2,
More informationAutomatic Communication Refinement for System Level Design
Automatic Communication Refinement for System Level Design Samar Abdi and Daniel Gajski Technical Report CECS-03-08 March 7, 2003 Center for Embedded Computer Systems University of California, Irvine Irvine,
More informationVerilog HDL. A Guide to Digital Design and Synthesis. Samir Palnitkar. SunSoft Press A Prentice Hall Title
Verilog HDL A Guide to Digital Design and Synthesis Samir Palnitkar SunSoft Press A Prentice Hall Title Table of Contents About the Author Foreword Preface Acknowledgments v xxxi xxxiii xxxvii Part 1:
More informationUML for SOC Design GRANT MARTIN WOLFGANG MÜLLER. Edited by. Tensilica Inc., Santa Clara, CA, USA. and. University of Paderborn, Germany
UML FOR SOC DESIGN UML for SOC Design Edited by GRANT MARTIN Tensilica Inc., Santa Clara, CA, USA and WOLFGANG MÜLLER University of Paderborn, Germany A C.I.P. Catalogue record for this book is available
More informationEmbedded System Design
Modeling, Synthesis, Verification Daniel D. Gajski, Samar Abdi, Andreas Gerstlauer, Gunar Schirner 9/29/2011 Outline System design trends Model-based synthesis Transaction level model generation Application
More informationVERILOG QUICKSTART. James M. Lee Cadence Design Systems, Inc. SPRINGER SCIENCE+BUSINESS MEDIA, LLC
VERILOG QUICKSTART VERILOG QUICKSTART by James M. Lee Cadence Design Systems, Inc. ~. " SPRINGER SCIENCE+BUSINESS MEDIA, LLC ISBN 978-1-4613-7801-3 ISBN 978-1-4615-6113-2 (ebook) DOI 10.1007/978-1-4615-6113-2
More informationHardware Design Environments. Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University
Hardware Design Environments Dr. Mahdi Abbasi Computer Engineering Department Bu-Ali Sina University Outline Welcome to COE 405 Digital System Design Design Domains and Levels of Abstractions Synthesis
More informationComputer Architecture
Computer Architecture Springer-Verlag Berlin Heidelberg GmbH Silvia M. Mueller Wolfgang J. Paul Computer Architecture Complexity and Correctness With 214 Figures and 185 Tables Springer Silvia Melitta
More informationSOFTWARE AND DRIVER SYNTHESIS FROM TRANSACTION LEVEL MODELS
SOFTWARE AND DRIVER SYNTHESIS FROM TRANSACTION LEVEL MODELS Haobo Yu, Rainer Dömer, Daniel D. Gajski Center of Embedded Computer Systems University of California, Irvine Abstract This work presents a method
More informationDesign and Implementation of a Hierarchical Exception Handling Extension to SystemC
Design and Implementation of a Hierarchical Exception Handling Extension to SystemC Prashant Arora Department of Information and Computer Science University of California, Irvine Irvine, CA 92697 arora@ics.uci.edu
More informationThe Verilog Hardware Description Language, Fifth Edition
The Verilog Hardware Description Language, Fifth Edition The Verilog Hardware Description Language, Fifth Edition Donald E. Thomas ECE Department Carnegie Mellon University Pittsburgh, PA Philip R. Moorby
More informationCOURSE DESCRIPTION. CS 232 Course Title Computer Organization. Course Coordinators
COURSE DESCRIPTION Dept., Number Semester hours CS 232 Course Title Computer Organization 4 Course Coordinators Badii, Joseph, Nemes 2004-2006 Catalog Description Comparative study of the organization
More informationTHE focus of design effort on higher levels of abstraction,
84 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 6, NO. 1, MARCH 1998 SpecSyn: An Environment Supporting the Specify-Explore-Refine Paradigm for Hardware/Software System Design
More informationIntegrated Circuit Design Using. Open Cores and Design Tools. Martha SaloméLópez de la Fuente
Integrated Circuit Design Using Open Cores and Design Tools Martha SaloméLópez de la Fuente Science Publishing Group 548 Fashion Avenue New York, NY 10018 www.sciencepublishinggroup.com Published by Science
More informationCommunication Abstractions for System-Level Design and Synthesis
Communication Abstractions for System-Level Design and Synthesis Andreas Gerstlauer Technical Report CECS-03-30 October 16, 2003 Center for Embedded Computer Systems University of California, Irvine Irvine,
More informationCosimulation of ITRON-Based Embedded Software with SystemC
Cosimulation of ITRON-Based Embedded Software with SystemC Shin-ichiro Chikada, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada Graduate School of Information Science, Nagoya University Information Technology
More informationA Tutorial Introduction 1
Preface From the Old to the New Acknowledgments xv xvii xxi 1 Verilog A Tutorial Introduction 1 Getting Started A Structural Description Simulating the binarytoeseg Driver Creating Ports For the Module
More informationWIRELESS ATM AND AD-HOC NETWORKS. Protocols and Architectures
WIRELESS ATM AND AD-HOC NETWORKS Protocols and Architectures WIRELESS ATM AND AD-HOC NETWORKS Protocols and Architectures C-K Toh, Ph.D. University of Cambridge Cambridge, United Kingdom SPRINGER-SCIENCE+BUSINESS
More informationComputer-Aided Design in Magnetics
Computer-Aided Design in Magnetics D. A. Lowther P. P. Silvester Computer-Aided Design in Magnetics With 84 illustrations Springer-Verlag Berlin Heidelberg New York Tokyo D. A. Lowther Associate Professor
More informationDISSEMINATING SECURITY UPDATES AT INTERNET SCALE
DISSEMINATING SECURITY UPDATES AT INTERNET SCALE Advances in Information Security Sushil Jajodia Consulting editor Center for Secure Information Systems George Mason University Fairfax, VA 22030-4444 email:
More informationEMBEDDED SOPC DESIGN WITH NIOS II PROCESSOR AND VHDL EXAMPLES
EMBEDDED SOPC DESIGN WITH NIOS II PROCESSOR AND VHDL EXAMPLES Pong P. Chu Cleveland State University A JOHN WILEY & SONS, INC., PUBLICATION PREFACE An SoC (system on a chip) integrates a processor, memory
More informationUNIVERSITY OF CALIFORNIA, IRVINE. System Level Modeling of an AMBA Bus THESIS MASTER OF SCIENCE. Hans Gunar Schirner
UNIVERSITY OF CALIFORNIA, IRVINE System Level Modeling of an AMBA Bus THESIS submitted in partial satisfaction of the requirements for the degree of MASTER OF SCIENCE in Electrical and Computer Engineering
More informationPlatform-based SW/HW Synthesis
Platform-based SW/HW Synthesis Zhong Chen, Ph.D. (Visiting Prof. from Peking University) zchen@cs.ucla.edu SOC Group,UCLA Led by Jason Cong ICSOC Workshop Taiwan 03/28/2002 Contents Overview HW/SW Co-design
More informationMINING VERY LARGE DATABASES WITH PARALLEL PROCESSING
MINING VERY LARGE DATABASES WITH PARALLEL PROCESSING The Kluwer International Series on ADVANCES IN DATABASE SYSTEMS Series Editor Ahmed K. Elmagarmid Purdue University West Lafayette, IN 47907 Other books
More informationDigital Signal Processing System Design: LabVIEW-Based Hybrid Programming Nasser Kehtarnavaz
Digital Signal Processing System Design: LabVIEW-Based Hybrid Programming Nasser Kehtarnavaz Digital Signal Processing System Design: LabVIEW-Based Hybrid Programming by Nasser Kehtarnavaz University
More informationComputers as Components Principles of Embedded Computing System Design
Computers as Components Principles of Embedded Computing System Design Third Edition Marilyn Wolf ELSEVIER AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY
More informationI 3 I 2. ! Language of logic design " Logic optimization, state, timing, CAD tools
Course Wrap-up Let s Try the Priority Encoder One More Time = =! Priority Encoder Revisited! What (We Hope) You Learned I 3 O 3 I j O j! Design Methodology! I 2 O 2 I O I O Zero Oj Ij Ij CS 5 - Spring
More informationPARALLEL, OBJECT -ORIENTED, AND ACTIVE KNOWLEDGE BASE SYSTEMS
PARALLEL, OBJECT -ORIENTED, AND ACTIVE KNOWLEDGE BASE SYSTEMS The Kluwer International Series on ADVANCES IN DATABASE SYSTEMS Series Editor Ahmed K. Elmagarmid Purdue University West Lafayette, IN 47907
More informationSOFTWARE MODELING AND DESIGN. UML, Use Cases, Patterns, and. Software Architectures. Ki Cambridge UNIVERSITY PRESS. Hassan Gomaa
SOFTWARE MODELING AND DESIGN UML, Use Cases, Patterns, and Software Architectures Hassan Gomaa George Mason University, Fairfax, Virginia Ki Cambridge UNIVERSITY PRESS Contents Preface P"U
More informationSpecC Language Reference Manual
SpecC Language Reference Manual Version 1.0 Authors: Rainer Dömer Andreas Gerstlauer Daniel Gajski March 6, 2001 Copyright cæ 2001 R. Dömer, A. Gerstlauer, D. Gajski. ii Contents 1 Introduction 3 1.1 Brief
More informationLecture 6B Hierarchical/Concurrent State Machine Models (HCFSM)
ECE 474A/57A Computer-Aided Logic Design Outline Models vs. Languages Lecture 6B Hierarchical/Concurrent State Machine Models (HCFSM) State Machine Model FSM/FSMD HCFSM and Statecharts Language Program-State
More informationFinite State Machines and Statecharts
Finite State Machines and Statecharts Hassan Gomaa Dept of Information & Software Engineering George Mason University Reference: H. Gomaa, Chapter 10 - Designing Concurrent, Distributed, and Real-Time
More informationSystem Design and Methodology/ Embedded Systems Design (Modeling and Design of Embedded Systems)
Design&Methodologies Fö 1&2-1 Design&Methodologies Fö 1&2-2 Course Information Design and Methodology/ Embedded s Design (Modeling and Design of Embedded s) TDTS07/TDDI08 Web page: http://www.ida.liu.se/~tdts07
More informationINTRUSION DETECTION IN DISTRIBUTED SYSTEMS An Abstraction-Based Approach
INTRUSION DETECTION IN DISTRIBUTED SYSTEMS An Abstraction-Based Approach Library of Congress Cataloging-in-Publication ISBN 978-1-4613-5091-0 ISBN 978-1-4615-0467-2 (ebook) DOI 10.1007/978-1-4615-0467-2
More informationSPARK: A Parallelizing High-Level Synthesis Framework
SPARK: A Parallelizing High-Level Synthesis Framework Sumit Gupta Rajesh Gupta, Nikil Dutt, Alex Nicolau Center for Embedded Computer Systems University of California, Irvine and San Diego http://www.cecs.uci.edu/~spark
More informationThe Verilog Hardware Description Language. Fifth Edition
The Verilog Hardware Description Language Fifth Edition Donald Thomas Philip Moorby The Verilog Hardware Description Language Fifth Edition Donald Thomas Carnegie Mellon University Pittsburgh, PA USA Philip
More informationSystem Level Design Technologies and System Level Design Languages
System Level Design Technologies and System Level Design Languages SLD Study Group EDA-TC, JEITA http://eda.ics.es.osaka-u.ac.jp/jeita/eda/english/project/sld/index.html Problems to Be Solved 1. Functional
More informationEmbedded System Design Modeling, Synthesis, Verification
Modeling, Synthesis, Verification Daniel D. Gajski, Samar Abdi, Andreas Gerstlauer, Gunar Schirner Chapter 4: System Synthesis Outline System design trends Model-based synthesis Transaction level model
More informationWord-Level Equivalence Checking in Bit-Level Accuracy by Synthesizing Designs onto Identical Datapath
972 PAPER Special Section on Formal Approach Word-Level Equivalence Checking in Bit-Level Accuracy by Synthesizing Designs onto Identical Datapath Tasuku NISHIHARA a), Member, Takeshi MATSUMOTO, and Masahiro
More information