GHD Global Help Desk. Sequential programming with ATVlogic 03/2010

Size: px
Start display at page:

Download "GHD Global Help Desk. Sequential programming with ATVlogic 03/2010"

Transcription

1 GHD Global Help Desk Sequential programming with ATVlogic 03/2010

2 Table of contents 1. Introduction Sequential application example Grafcet description ATVlogic basic Grafcet step implementation Full ATVlogic program...8 Version : 00 of Page : 2/8

3 Pictograms Purpose of the chapter or paragraph. Additional information or remark. Definition type information. Version : 00 of Page : 3/8

4 1. Introduction ATVlogic is originally designed for basic Boolean calculations inside ATV32 drive. The problem is that Boolean operations cannot handle easily sequential operations. That is why this application note describes how to implement sequential programs with ATVlogic, using the ATVlogic function blocks library. Version : 00 of Page : 4/8

5 2. Sequential application example Here, a rotary table is driven by a variable speed drive. This table has to be stopped according to marks placed on it. To ensure stop precision, the speed is reduced thanks to slow down marks. The table remains stopped during 3 seconds, and then the cycle starts again from the beginning. The first cycle is started by a push-button. Sensor Rotary table Start pushbutton Stop mark Slow down mark Sequential application example It is possible to manage this application only with Boolean operations, but it can be tricky. Using sequential programming is much easier. In this case, SFC programming language has to be used. Version : 00 of Page : 5/8

6 3. Grafcet description Grafcet is used to describe sequential applications. The following Grafcet describes the behavior of the rotary table: 0 Wait Start push-button is pressed 1 Run at high speed Slowdown mark is detected 2 Run at low speed Stop mark is detected 3 Wait 3 seconds timer is elapsed Rotary table application Grafcet Following this Grafcet, this application can be implemented directly by using SFC programming language, for example with SoCollaborative or SoMachine. But ATVlogic cannot be programmed directly with SFC. The next pages describe how to program SFC-like applications with ATVlogic. Version : 00 of Page : 6/8

7 4. ATVlogic basic Grafcet step implementation This basic Grafcet step is used to build any chart: Wire coming from the previous step Step Action Transition condition Wire to the next step Basic Grafcet step The basic Grafcet step can be implemented in ATVlogic by using only 1 RS flip-flop and 1 AND gate: Wire coming from the previous step Transition condition: if TRUE, then next step is activated Action: TRUE if this step is active Wire to the next step Grafcet step programmed with ATVlogic Version : 00 of Page : 7/8

8 5. Full ATVlogic program The rotary table program is built by assembling steps, by connecting virtual inputs to transitions and steps to virtual outputs. The backward link from step 3 to step 1 is ensured by an OR gate: Initialisation circuitry to activate the 1 st step Input connected to start pushbutton First step OR gate used to branch 2 wires Output connected to forward command Input connected to sensor Output connected to preset speed 3 s timer Rotary table ATVlogic program For this application, LSP has to be set higher than 0 Hz: LSP defines the table speed between the slowdown mark and the stop mark. Preset speed is used for the high speed rotation. Because this program requires 14 blocks, it cannot be executed in a synchronous way in PRE and/or POST task. Executing these 14 blocks requires 232 µs and the duration of PRE + POST tasks has to be shorter than 200 µs. AUX task should be used. This example does not take into account all of initial possible states: for example, if the sensor is between the slow down and the stop mark when the push-button starts the first cycle, the high speed and slow speed phases will be inverted. The solution is to use 1 sensor dedicated to slow down marks detection and a 2 nd sensor for stop marks. Version : 00 of Page : 8/8

Extreme makeover for the Nucleus Model 500 Geiger Counter by Mark McLaughlin

Extreme makeover for the Nucleus Model 500 Geiger Counter by Mark McLaughlin Extreme makeover for the Nucleus Model 500 Geiger Counter by Mark McLaughlin Figure 1: The Nucleus Model 500 Geiger Counter with its makeover. The Geiger counters used in the introductory Physics labs

More information

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks ECE 331: N0 ECE230 Review Professor Andrew Mason Michigan State University Spring 2013 1.1 Announcements Opening Remarks HW1 due next Mon Labs begin in week 4 No class next-next Mon MLK Day ECE230 Review

More information

High School PLTW Digital Electronics Curriculum

High School PLTW Digital Electronics Curriculum Grade 11th - 12th, 1 Credit Elective Course Prerequisites: College Algebra or College Algebra B or Accelerated Algebra II High School PLTW Digital Electronics Curriculum Course Description: This course

More information

State machines with CODESYS: Clever usage of language properties CODESYS Users' Conference 2014, Manfred Werner

State machines with CODESYS: Clever usage of language properties CODESYS Users' Conference 2014, Manfred Werner : Clever usage of language properties CODESYS Users' Conference 2014, Manfred Werner CODESYS a trademark of 3S-Smart Software Solutions GmbH Agenda 1 2 3 4 5 6 7 Task assignment and definitions A PLC classic:

More information

CSE A215 Assembly Language Programming for Engineers

CSE A215 Assembly Language Programming for Engineers CSE A215 Assembly Language Programming for Engineers Lecture 4 & 5 Logic Design Review (Chapter 3 And Appendices C&D in COD CDROM) September 20, 2012 Sam Siewert ALU Quick Review Conceptual ALU Operation

More information

Industrial Automation course

Industrial Automation course Industrial Automation course Lesson 5 PLC - SFC Politecnico di Milano Universidad de Monterrey, July 2015, A. L. Cologni 1 History Before the 60s the SEQUENTIAL CONTROL was seen as EXTENSION OF THE CONTINUOUS

More information

EDEXCEL NATIONAL CERTIFICATE/DIPLOMA SELECTION AND APPLICATIONS OF PROGRAMMABLE LOGIC CONTROLLERS UNIT 25 - NQF LEVEL 3 OUTCOME 2 - PROGRAMMING

EDEXCEL NATIONAL CERTIFICATE/DIPLOMA SELECTION AND APPLICATIONS OF PROGRAMMABLE LOGIC CONTROLLERS UNIT 25 - NQF LEVEL 3 OUTCOME 2 - PROGRAMMING EDEXCEL NATIONAL CERTIFICATE/DIPLOMA SELECTION AND APPLICATIONS OF PROGRAMMABLE LOGIC CONTROLLERS UNIT 25 - NQF LEVEL 3 OUTCOME 2 - PROGRAMMING CONTENT Be able to use programming techniques to produce

More information

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : CO (16MC802) Year & Sem: I-MCA & I-Sem Course & Branch: MCA Regulation:

More information

RealDigital. Problem Set #7 S1 S2 S3 Y Z X Y + Y Z X Z

RealDigital. Problem Set #7 S1 S2 S3 Y Z X Y + Y Z X Z Problem Set #7 RealDigital 1. (10 points) Modify the state diagram branching conditions in the diagrams below as needed to ensure the sum and exclusion rules are obeyed in each case. You can add a holding

More information

Recitation Session 6

Recitation Session 6 Recitation Session 6 CSE341 Computer Organization University at Buffalo radhakri@buffalo.edu March 11, 2016 CSE341 Computer Organization Recitation Session 6 1/26 Recitation Session Outline 1 Overview

More information

Scan Chain Operation for Stuck at Test

Scan Chain Operation for Stuck at Test Scan Chain Operation for Stuck at Test Scan Enable Here is an example design under test (DUT). I have shown a single scan chain (in red color) in the circuit, with and ports. Assume that all scan flip

More information

PLC Programming D R. T A R E K A. T U T U N J I

PLC Programming D R. T A R E K A. T U T U N J I PLC Programming D R. T A R E K A. T U T U N J I PLC Programming As PLCs developed and expanded, programming languages have developed with them. The three types of programming languages used in PLCs are:

More information

Ch 9 Discrete Control Using PLCs and PCs

Ch 9 Discrete Control Using PLCs and PCs Ch 9 Discrete Control Using PLCs and PCs Sections: 1. Discrete Process Control 2. Ladder Logic Diagrams 3. Programmable Logic Controllers 4. Personal Computers Using Soft Logic Discrete Process Control

More information

Programmable Logic Devices

Programmable Logic Devices Programmable Logic Devices Programmable Logic Devices Fig. (1) General structure of PLDs Programmable Logic Device (PLD): is an integrated circuit with internal logic gates and/or connections that can

More information

MET 487 Instrumentation and Automatic Control. Topics of Discussion

MET 487 Instrumentation and Automatic Control. Topics of Discussion ET 487 Instrumentation and Automatic Control Intro to Programmable Logic Controller Paul I-HaiI Lin, Professor Electrical and Computer Engineering Technology Purdue University Fort Wayne Campus Intro to

More information

EEL 4744C: Microprocessor Applications. Lecture 7. Part 1. Interrupt. Dr. Tao Li 1

EEL 4744C: Microprocessor Applications. Lecture 7. Part 1. Interrupt. Dr. Tao Li 1 EEL 4744C: Microprocessor Applications Lecture 7 Part 1 Interrupt Dr. Tao Li 1 M&M: Chapter 8 Or Reading Assignment Software and Hardware Engineering (new version): Chapter 12 Dr. Tao Li 2 Interrupt An

More information

Reading Assignment. Interrupt. Interrupt. Interrupt. EEL 4744C: Microprocessor Applications. Lecture 7. Part 1

Reading Assignment. Interrupt. Interrupt. Interrupt. EEL 4744C: Microprocessor Applications. Lecture 7. Part 1 Reading Assignment EEL 4744C: Microprocessor Applications Lecture 7 M&M: Chapter 8 Or Software and Hardware Engineering (new version): Chapter 12 Part 1 Interrupt Dr. Tao Li 1 Dr. Tao Li 2 Interrupt An

More information

Latch Based Design (1A) Young Won Lim 2/18/15

Latch Based Design (1A) Young Won Lim 2/18/15 Latch Based Design (1A) Copyright (c) 2015 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any

More information

Combinational and sequential systems. Prof. Cesar de Prada Dpt. of Systems Engineering and Automatic Control UVA

Combinational and sequential systems. Prof. Cesar de Prada Dpt. of Systems Engineering and Automatic Control UVA Combinational and sequential systems Prof. Cesar de Prada Dpt. of Systems Engineering and Automatic Control UVA prada@autom.uva.es 1 Outline Discrete events systems Combinational logic Sequential systems

More information

MFS605/EE605 Systems for Factory Information and Control

MFS605/EE605 Systems for Factory Information and Control MFS605/EE605 Systems for Factory Information and Control Lecture 9 PLCs (half lecture) Fall 2005 Larry Holloway Dept. of Electrical Engineering and Center for Robotics and Manufacturing Systems 1 So far

More information

Blog - https://anilkumarprathipati.wordpress.com/

Blog - https://anilkumarprathipati.wordpress.com/ Control Memory 1. Introduction The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional

More information

Redundant States in Sequential Circuits

Redundant States in Sequential Circuits Redundant States in Sequential Circuits Removal of redundant states is important because Cost: the number of memory elements is directly related to the number of states Complexity: the more states the

More information

Transition and Animation Effects

Transition and Animation Effects 10Applying Transition and Animation Effects Applying a Transition Effect... 152 To a single slide... 152 To all slides... 152 Modifying a Transition Effect... 154 Adjust transition speed... 154 Add sound...

More information

ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS

ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS 1.Define Computer Architecture Computer Architecture Is Defined As The Functional Operation Of The Individual H/W Unit In A Computer System And The

More information

PLC. Module 3: Hardware and Terminology. IAT Curriculum Unit PREPARED BY. Jan 2010

PLC. Module 3: Hardware and Terminology. IAT Curriculum Unit PREPARED BY. Jan 2010 PLC Module 3: Hardware and Terminology PREPARED BY IAT Curriculum Unit Jan 2010 Institute of Applied Technology, 2010 ATE321 PLC Module 3: Hardware and Terminology Module Objectives Upon successful completion

More information

PROGRAMMABLE LOGIC CONTROLLERS. Wiley USING CODESYS A PRACTICAL APPROACH TO IEC. Dag H. Hanssen Institute of Engineering and Safety,

PROGRAMMABLE LOGIC CONTROLLERS. Wiley USING CODESYS A PRACTICAL APPROACH TO IEC. Dag H. Hanssen Institute of Engineering and Safety, PROGRAMMABLE LOGIC CONTROLLERS A PRACTICAL APPROACH TO IEC 61131-3 USING CODESYS Dag H. Hanssen Institute of Engineering and Safety, University oftroms0, Norway Translated by Dan Lufkin Wiley Contents

More information

DRAFT for FINAL VERSION. Accepted for CACSD'97, Gent, Belgium, April 1997 IMPLEMENTATION ASPECTS OF THE PLC STANDARD IEC

DRAFT for FINAL VERSION. Accepted for CACSD'97, Gent, Belgium, April 1997 IMPLEMENTATION ASPECTS OF THE PLC STANDARD IEC DRAFT for FINAL VERSION. Accepted for CACSD'97, Gent, Belgium, 28-3 April 1997 IMPLEMENTATION ASPECTS OF THE PLC STANDARD IEC 1131-3 Martin hman Stefan Johansson Karl-Erik rzen Department of Automatic

More information

Lectures 11 & 12: Synchronous Sequential Circuits Minimization

Lectures 11 & 12: Synchronous Sequential Circuits Minimization Lectures & 2: Synchronous Sequential Circuits Minimization. This week I noted that our seven-state edge detector machine on the left side below could be simplified to a five-state machine on the right.

More information

Verilog Tutorial. Verilog Fundamentals. Originally designers used manual translation + bread boards for verification

Verilog Tutorial. Verilog Fundamentals. Originally designers used manual translation + bread boards for verification Verilog Fundamentals Verilog Tutorial History Data types Structural Verilog Functional Verilog Adapted from Krste Asanovic Originally designers used manual translation + bread boards for verification Hardware

More information

Verilog Tutorial 9/28/2015. Verilog Fundamentals. Originally designers used manual translation + bread boards for verification

Verilog Tutorial 9/28/2015. Verilog Fundamentals. Originally designers used manual translation + bread boards for verification Verilog Fundamentals Verilog Tutorial History Data types Structural Verilog Functional Verilog Adapted from Krste Asanovic Originally designers used manual translation + bread boards for verification Hardware

More information

Use of the application program. Functional description. GAMMA instabus Application program description. March S1 rocker (BCU2)

Use of the application program. Functional description. GAMMA instabus Application program description. March S1 rocker (BCU2) Use of the application program Product family: Product type: Manufacturer: Push button Push button, 1-fold Siemens Name: Pushbutton UP 241, single, neutral DELTA profil Order-no.: 5WG1 241-2AB_1 Name:

More information

Outcomes. Spiral 1 / Unit 6. Flip Flops FLIP FLOPS AND REGISTERS. Flip flops and Registers. Outputs only change once per clock period

Outcomes. Spiral 1 / Unit 6. Flip Flops FLIP FLOPS AND REGISTERS. Flip flops and Registers. Outputs only change once per clock period 1-6.1 1-6.2 Spiral 1 / Unit 6 Flip flops and Registers Mark Redekopp Outcomes I know the difference between combinational and sequential logic and can name examples of each. I understand latency, throughput,

More information

FPGA for Complex System Implementation. National Chiao Tung University Chun-Jen Tsai 04/14/2011

FPGA for Complex System Implementation. National Chiao Tung University Chun-Jen Tsai 04/14/2011 FPGA for Complex System Implementation National Chiao Tung University Chun-Jen Tsai 04/14/2011 About FPGA FPGA was invented by Ross Freeman in 1989 SRAM-based FPGA properties Standard parts Allowing multi-level

More information

Sequential Function Chart

Sequential Function Chart Production Systems Control Automation Engineering 2011-2012 Sequential Function Chart Prof. Luca Ferrarini Eng. Giancarlo Mantovani Politecnico di Milano Dipartimento di Elettronica e Informazione Index

More information

An OR Operation. Or (O) Function I0.4 Q0.1 I0.5 I0.5 I0.4 Q0.1. Input 3. Input 4. Output 2

An OR Operation. Or (O) Function I0.4 Q0.1 I0.5 I0.5 I0.4 Q0.1. Input 3. Input 4. Output 2 An OR Operation In this example an OR operation is used in network. It can be seen that if either input I0.2 (input 3) or (O in the statement list) input I0.3 (input 4), or both are true, then output Q0.

More information

Chapter 3 : Control Unit

Chapter 3 : Control Unit 3.1 Control Memory Chapter 3 Control Unit The function of the control unit in a digital computer is to initiate sequences of microoperations. When the control signals are generated by hardware using conventional

More information

Spiral 1 / Unit 6. Flip-flops and Registers

Spiral 1 / Unit 6. Flip-flops and Registers 1-5.1 Spiral 1 / Unit 6 Flip-flops and Registers 1-5.2 Outcomes I know the difference between combinational and sequential logic and can name examples of each. I understand latency, throughput, and at

More information

PLC Fundamentals. Module 2: Hardware and Terminology. Academic Services Unit PREPARED BY. August 2011

PLC Fundamentals. Module 2: Hardware and Terminology. Academic Services Unit PREPARED BY. August 2011 PLC Fundamentals Module 2: Hardware and Terminology PREPARED BY Academic Services Unit August 2011 Applied Technology High Schools, 2011 ATE1212 PLC Fundamentals Module 2: Hardware and Terminology Module

More information

Outcomes. Spiral 1 / Unit 6. Flip Flops FLIP FLOPS AND REGISTERS. Flip flops and Registers. Outputs only change once per clock period

Outcomes. Spiral 1 / Unit 6. Flip Flops FLIP FLOPS AND REGISTERS. Flip flops and Registers. Outputs only change once per clock period 1-5.1 1-5.2 Spiral 1 / Unit 6 Flip flops and Registers Mark Redekopp Outcomes I know the difference between combinational and sequential logic and can name examples of each. I understand latency, throughput,

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI DEPARTMENT: ECE MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI 621213 QUESTION BANK SUBJECT NAME: DIGITAL ELECTRONICS SEMESTER III SUBJECT CODE: EC2203 UNIT 5 : Synchronous and Asynchronous Sequential

More information

Relay Logic Programming Examined. Dinesh Baradi, Senior Application Engineer ABB Inc.

Relay Logic Programming Examined. Dinesh Baradi, Senior Application Engineer ABB Inc. Relay Logic Programming Examined Dinesh Baradi, Senior Application Engineer ABB Inc. Evolution of Relay logic Wiring of electrical contacts Easy to comprehend Standardized Numerical Relay logic Translation

More information

NEMbox / NIMbox Programmable NIM Module

NEMbox / NIMbox Programmable NIM Module NEMbox / NIMbox Programmable NIM Module Request Quote NEMbox / NIMbox Programmable NIM Module NEMbox (Nuclear Electronics Miniature Box) is a programmable Logic / DAQ module, powered either in a NIM crate

More information

C A R L E T O N U N I V E R S I T Y. FINAL EXAMINATION April Duration: 3 Hours No. of Students: 108

C A R L E T O N U N I V E R S I T Y. FINAL EXAMINATION April Duration: 3 Hours No. of Students: 108 C A R L E T O N U N I V E R S I T Y FINAL EXAMINATION April 2011 Duration: 3 Hours No. of Students: 108 Department Name & Course Number: ELEC 3500 Digital Electronics Course Instructor(s): Ralph Mason

More information

FACTORY AUTOMATION. Manual Speed Monitor KFU8-DW-1.D

FACTORY AUTOMATION. Manual Speed Monitor KFU8-DW-1.D FACTORY AUTOMATION Manual Speed Monitor KFU8-DW-.D With regard to the supply of products, the current issue of the following document is applicable: The General Terms of Delivery for Products and Services

More information

Topics. PLC Fundamentals Ladder Logic Fundamentals

Topics. PLC Fundamentals Ladder Logic Fundamentals PLC Fundamentals Ladder Logic Fundamentals MET 382 Controls & Instrumentation for Automation Spring 08 T.E. Kostek Topics PLC programming languages Anatomy of a ladder program Logic functions Logical continuity

More information

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15

EECS150 Homework 2 Solutions Fall ) CLD2 problem 2.2. Page 1 of 15 1.) CLD2 problem 2.2 We are allowed to use AND gates, OR gates, and inverters. Note that all of the Boolean expression are already conveniently expressed in terms of AND's, OR's, and inversions. Thus,

More information

Laboratory Learning Objectives

Laboratory Learning Objectives EET 438B Sequential Control and Data Acquisition Laboratory 8 IEC 1131-3 PLC Programming Languages: Introduction to Function Block and Structured Text Programming of a PLC Laboratory Learning Objectives

More information

DE Solution Set QP Code : 00904

DE Solution Set QP Code : 00904 DE Solution Set QP Code : 00904 1. Attempt any three of the following: 15 a. Define digital signal. (1M) With respect to digital signal explain the terms digits and bits.(2m) Also discuss active high and

More information

Lab 4: Digital Electronics BMEn 2151 Introductory Medical Device Prototyping Prof. Steven S. Saliterman

Lab 4: Digital Electronics BMEn 2151 Introductory Medical Device Prototyping Prof. Steven S. Saliterman Lab 4: Digital Electronics BMEn 2151 Introductory Medical Device Prototyping Prof. Steven S. Saliterman Exercise 4-1: Familiarization with Lab Box Contents & Reference Books 4-1-1 CMOS Cookbook (In the

More information

Module 5 - CPU Design

Module 5 - CPU Design Module 5 - CPU Design Lecture 1 - Introduction to CPU The operation or task that must perform by CPU is: Fetch Instruction: The CPU reads an instruction from memory. Interpret Instruction: The instruction

More information

IEC Basics. Presented by. Bill Lydon, Director PLCopen North America Automation Industry Consultant

IEC Basics. Presented by. Bill Lydon, Director PLCopen North America Automation Industry Consultant IEC 61131 Basics Presented by Bill Lydon, Director PLCopen North America Automation Industry Consultant blydon@plcopen-na.org Page 1 Why standard software? Standardization Improves Productivity Quality

More information

Microprocessors/Microcontrollers

Microprocessors/Microcontrollers Microprocessors/Microcontrollers A central processing unit (CPU) fabricated on one or more chips, containing the basic arithmetic, logic, and control elements of a computer that are required for processing

More information

ATV32 ATV Logic. Motion & Drives Training. Schneider Electric - Motion & Drives training - Bertrand Guarinos

ATV32 ATV Logic. Motion & Drives Training. Schneider Electric - Motion & Drives training - Bertrand Guarinos ATV32 ATV Logic Motion & Drives Training Schneider Electric - Motion & Drives training - Bertrand Guarinos ATV32 ATV Logic > Objectives > What is ATV logic? > The function blocks > Programming > Scrolling

More information

MAINTENANCE MANUAL KEYPAD/DISPLAY PANEL ASSEMBLIES 19D902913G3, G4, G10 (CONVENTIONAL) 19D902913G5, G6 (EDACS)

MAINTENANCE MANUAL KEYPAD/DISPLAY PANEL ASSEMBLIES 19D902913G3, G4, G10 (CONVENTIONAL) 19D902913G5, G6 (EDACS) A MAINTENANCE MANUAL KEYPAD/DISPLAY PANEL ASSEMBLIES 19D902913G3, G4, G10 (CONVENTIONAL) 19D902913G5, G6 (EDACS) TABLE OF CONTENTS Page SPECIFICATIONS............................................... Front

More information

SECTION SOLID-STATE REDUCED VOLTAGE STARTERS

SECTION SOLID-STATE REDUCED VOLTAGE STARTERS SECTION 26 29 13.16 PART 1 - GENERAL 1.1 THE REQUIREMENT A. General: The CONTRACTOR shall provide solid-state reduced voltage motor starters, complete and operable, in accordance with the Contract Documents.

More information

Question & its answer Remark Total marks 01 Attempt any THREE 12. a) State any three different tools used for Automation. 04 Ans.

Question & its answer Remark Total marks 01 Attempt any THREE 12. a) State any three different tools used for Automation. 04 Ans. Important Instructions to examiners: 1) The answers should be examined by keywords and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate may

More information

csitnepal Unit 3 Basic Computer Organization and Design

csitnepal Unit 3 Basic Computer Organization and Design Unit 3 Basic Computer Organization and Design Introduction We introduce here a basic computer whose operation can be specified by the resister transfer statements. Internal organization of the computer

More information

The following terms are registered trademarks of Rockwell Automation Inc.

The following terms are registered trademarks of Rockwell Automation Inc. 1 Trademarks All terms mentioned in this book that are known to be trademarks have been appropriately marked. Use of a term in this book should not be regarded as affecting the validity of any trademark.

More information

EECS150, Fall 2004, Midterm 1, Prof. Culler. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function.

EECS150, Fall 2004, Midterm 1, Prof. Culler. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function. 1.b. Show that a 2-to-1 MUX is universal (i.e. that any Boolean expression can be implemented with

More information

Each special module has its own special function block (Number of program blocks in task)

Each special module has its own special function block (Number of program blocks in task) GLOFA-GM7 Features High function and high performance with dedicated MPU chip - IEC 61131-3 GLOFA-GM Network - Fnet, Rnet as master module - DeviceNet, Profibus-DP as slave module Various built-in functions

More information

EPC6055 Digital Integrated Circuits EXAM 1 Fall Semester 2013

EPC6055 Digital Integrated Circuits EXAM 1 Fall Semester 2013 EPC6055 Digital Integrated Circuits EXAM 1 Fall Semester 2013 Print Here Student ID Signature This is a closed book exam. The exam is to be completed in one-hundred ten (110) minutes. Don t use scratch

More information

A 3-SPEED STEPPER MOTOR

A 3-SPEED STEPPER MOTOR ECE 36 Projects; Stepper Motor 1 of 5 A 3-SPEED STEPPER MOTOR 1. Design a microprocessing system to implement a 3-speed stepper motor. Your design is constrained to use the parts shown in Fig. 1 and described

More information

Product Description. Contents. Fusion Series. New Information December 2003

Product Description. Contents. Fusion Series. New Information December 2003 Fusion Series Technical Data New Information December 2003 Durant Fusion Product Description The Durant Fusion from Eaton Electrical is an industrial control unit consisting of a high speed count control

More information

ESE 150 Lab 07: Digital Logic

ESE 150 Lab 07: Digital Logic LAB 07 In this lab we will do the following: 1. Investigate basic logic operations (AND, OR, INV, XOR) 2. Implement an ADDER on an FPGA 3. Implement a simple Finite- State Machine on an FPGA Background:

More information

Introduction. Purpose. Intended Audience. Conventions. Close

Introduction. Purpose. Intended Audience. Conventions. Close Introduction Introduction Verilog-XL is a simulator that allows you to test the logic of a design. The process of logic simulation in Verilog-XL is as follows: 1. Describe the design to Verilog-XL. 2.

More information

Sequential Logic Design

Sequential Logic Design Sequential Logic Design Design of Digital Circuits 2017 Srdjan Capkun Onur Mutlu (Guest starring: Frank K. Gürkaynak and Aanjhan Ranganathan) http://www.syssec.ethz.ch/education/digitaltechnik_17 Adapted

More information

There are four registers involved in the fetch cycle: MAR, MBR, PC, and IR.

There are four registers involved in the fetch cycle: MAR, MBR, PC, and IR. CS 320 Ch. 20 The Control Unit Instructions are broken down into fetch, indirect, execute, and interrupt cycles. Each of these cycles, in turn, can be broken down into microoperations where a microoperation

More information

InstrumentationTools.com

InstrumentationTools.com Author: Instrumentation Tools Categories: PLC Tutorials PLC Ladder Logic : Contacts and coils The most elementary objects in Ladder Diagram programming are contacts and coils, intended to mimic the contacts

More information

Using Programmable Logic and the PALCE22V10

Using Programmable Logic and the PALCE22V10 Using Programmable Logic and the PALCE22V10 Programmable logic chips (like the PALCE22V10) provide a convenient solution for glue logic and state machine control required by your design. A single PAL chip

More information

Introduction to Digital Logic Missouri S&T University CPE 2210 Registers

Introduction to Digital Logic Missouri S&T University CPE 2210 Registers Introduction to Digital Logic Missouri S&T University CPE 2210 Registers Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and Technology cetinkayae@mst.edu

More information

Introduction to Computer Systems COMP-273 Assignment #1 Due: September 24, 2009 on Web CT at 23:55

Introduction to Computer Systems COMP-273 Assignment #1 Due: September 24, 2009 on Web CT at 23:55 Introduction to Computer Systems COMP-273 Assignment #1 Due: September 24, 2009 on Web CT at 23:55 The purpose of this first assignment is to develop the fundamental skills needed when constructing solutions

More information

Ripple Counters. Lecture 30 1

Ripple Counters. Lecture 30 1 Ripple Counters A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter. The input pulses may be clock pulses, or they may originate from some

More information

Absolute Encoder Multiturn

Absolute Encoder Multiturn Absolute Encoder Multiturn Features Resolution: Singleturn: up to 16,384 (14 Bit) steps per revolution Multiturn: up to 16,777,216 (24 Bit) revolutions Interface: SSI (synchron serial interface) or BiSS

More information

Introduction to Electronics Workbench

Introduction to Electronics Workbench Introduction to Electronics Workbench Electronics Workbench (EWB) is a design tool that provides you with all the components and instruments to create board-level designs on your PC. The user interface

More information

Agenda. Session Agenda. Introduction to GuardLogix Approx 15min. Hands-on lab Approx 1.5 hrs

Agenda. Session Agenda. Introduction to GuardLogix Approx 15min. Hands-on lab Approx 1.5 hrs Integrated Safety Session Agenda Introduction to GuardLogix Approx 15min Agenda Hands-on lab Approx 1.5 hrs Topics to Cover Introduction to GuardLogix Contents GuardLogix with ControlLogix Functionality

More information

1.0 The System Architecture and Design Features

1.0 The System Architecture and Design Features 1.0 The System Architecture and Design Features Figure 1. System Architecture The overall guiding design philosophy behind the Data Capture and Logging System Architecture is to have a clean design that

More information

KNX function and configuration

KNX function and configuration 2 KNX function and configuration Introduction A presence detector monitors the detection zone for occupancy, and causes one or more actions to be executed when a person enters the detection area. In their

More information

Thalia L QRG (See also specific motor QRG)

Thalia L QRG (See also specific motor QRG) Thalia L QRG (See also specific motor QRG) Quick reference guides are not a replacement for the supplied instructions, they are supplementary Read and understand the installer warnings in the main instruction

More information

Mealy and Moore examples

Mealy and Moore examples CSE 37 Spring 26 Introduction to igital esign ecture 2: uential ogic Technologies ast ecture Moore and Mealy Machines Today uential logic technologies Ving machine: Moore to synch. Mealy OPEN = creates

More information

Module Title: Scada and Industrial Networks

Module Title: Scada and Industrial Networks CORK INSTITUTE OF TECHNOLOGY INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ Semester 2 Examinations 2008/09 Module Title: Scada and Industrial Networks Module Code: ELEC 8014 School: Electrical & Electronic Engineering

More information

PLC Fundamentals. Module 3: Programming with Function Blocks. Academic Services Unit PREPARED BY. August 2011

PLC Fundamentals. Module 3: Programming with Function Blocks. Academic Services Unit PREPARED BY. August 2011 PLC Fundamentals Module 3: Programming with Function Blocks PREPARED BY Academic Services Unit August 2011 Applied Technology High Schools, 2011 ATE1212 PLC Fundamentals Module 3: Programming with Function

More information

VMB1RY. Relay Module for VELBUS system. Velbus manual VMB1RY edition 1 rev.1.0

VMB1RY. Relay Module for VELBUS system. Velbus manual VMB1RY edition 1 rev.1.0 VMB1RY Relay Module for VEL system 1 INDEX Features... 3 Velbus data... 4 Connection... 5 Direct control with several push buttons... 6 Control via VEL system... 6 Combination of direct push button control

More information

PUSH BUTTON PANEL. SECTION 3A (Rev. B) SECTION CONTENTS. Download from Technical Manuals area. sec.3a

PUSH BUTTON PANEL. SECTION 3A (Rev. B) SECTION CONTENTS. Download from  Technical Manuals area. sec.3a SECTION 3A (Rev. B) Download from www.urmet.com Technical Manuals area. SINTHESI 2 CAMERA MODULE AND DOOR UNIT WITH 2 BUTTONS...2 Features...2 Structure...2 Terminals pins description...3 Technical characteristics...3

More information

Retentive On-Delay (TONR)

Retentive On-Delay (TONR) A small sample of the flexibility of PLCs is shown in the following program logic. By reprogramming the T37 contact as a normally closed contact, the function of the circuit is changed to cause the indicator

More information

Motorized Linear Slides EAS Series Motorized Cylinders EAC Series

Motorized Linear Slides EAS Series Motorized Cylinders EAC Series AR Series Equipped Motorized Linear Slides EAS Series EAC Series / New Standards for Motorized Linear Slides and Oriental Motor presents a variety of lineups for linear motion, broadening the range of

More information

FSM-based Digital Design using Veriiog HDL

FSM-based Digital Design using Veriiog HDL FSM-based Digital Design using Veriiog HDL Peter Minns lan Elliott Northumbria University, UK John Wiley & Sons, Ltd Contents Preface Acknowledgements xi xv 1 Introduction to Finite-State Machines and

More information

The Big Picture: Where are We Now? EEM 486: Computer Architecture. Lecture 3. Designing a Single Cycle Datapath

The Big Picture: Where are We Now? EEM 486: Computer Architecture. Lecture 3. Designing a Single Cycle Datapath The Big Picture: Where are We Now? EEM 486: Computer Architecture Lecture 3 The Five Classic Components of a Computer Processor Input Control Memory Designing a Single Cycle path path Output Today s Topic:

More information

COMPSCI 210 S Computer Systems 1. 6 Sequential Logic Circuit

COMPSCI 210 S Computer Systems 1. 6 Sequential Logic Circuit COMPSCI 2 S2 27 Computer Systems 6 Sequential Logic Circuit Overview Basic sequential logic circuit Latches Registers Memory Finite state machine 2 Building Functions from Logic Gates Combinational logic

More information

Sequential Function Chart Interfacing

Sequential Function Chart Interfacing Industrial Electrical Engineering and Automation CODEN:LUTEDX/(TEIE-5152)/1-67/(2001) Sequential Function Chart Interfacing Mattias Nilsson Kristoffer Persson Department of Industrial Electrical Engineering

More information

Sinking and Sourcing Concepts

Sinking and Sourcing Concepts and Concepts When choosing the type of input or output module for your system (or DL/DL/DL I/O type), it is very important to have a solid understanding of sinking and sourcing concepts. Use of these terms

More information

Lesson Plan. Week Theory Practical. Lecture Day Topic(including assignment Test) Practical Day

Lesson Plan. Week Theory Practical. Lecture Day Topic(including assignment Test) Practical Day Lesson Plan Name of Faculty: Neha Aggarwal Discipline: BCA Semester: 2nd Subject: Office Automation Tools(BCA-124) Lesson Plan Duration: 15 Weeks Workload (Lecture) Per Week: 4 Lecture,4 Practical Per

More information

ECE 2300 Digital Logic & Computer Organization. More Finite State Machines

ECE 2300 Digital Logic & Computer Organization. More Finite State Machines ECE 2300 Digital Logic & Computer Organization Spring 2018 More Finite State Machines Lecture 9: 1 Announcements Prelab 3(B) due tomorrow Lab 4 to be released tonight You re not required to change partner(s)

More information

CM 3310 Process Control, Spring Lecture 18

CM 3310 Process Control, Spring Lecture 18 CM 3310 Process Control, Spring 2017 Instructor: Dr. Tom Co Lecture 18 1. Discrete Event Dynamics Systems Discrete event dynamic system (DEDS) is a discrete-state, event-driven system of which the state

More information

Hardware Resources in Digital Systems Teaching

Hardware Resources in Digital Systems Teaching Hardware Resources in Digital Systems Teaching Yimin Xie, David Wong and Yinan Kong Department of Physics and Engineering Macquarie University Sydney, NSW 2109, Australia ABSTRACT This paper provides an

More information

Levels in Processor Design

Levels in Processor Design Levels in Processor Design Circuit design Keywords: transistors, wires etc.results in gates, flip-flops etc. Logical design Putting gates (AND, NAND, ) and flip-flops together to build basic blocks such

More information

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR STUDENT IDENTIFICATION NO MULTIMEDIA COLLEGE JALAN GURNEY KIRI 54100 KUALA LUMPUR SECOND SEMESTER FINAL EXAMINATION, 2013/2014 SESSION ITC2223 COMPUTER ORGANIZATION & ARCHITECTURE DSEW-E-F 1/13 18 FEBRUARY

More information

Computer Architecture

Computer Architecture Computer Architecture Lecture 1: Digital logic circuits The digital computer is a digital system that performs various computational tasks. Digital computers use the binary number system, which has two

More information

IP-Quadrature. Four Channel Quadrature Decoder IndustryPack User s Manual

IP-Quadrature. Four Channel Quadrature Decoder IndustryPack User s Manual IP-Quadrature Four Channel Quadrature Decoder IndustryPack User s Manual Manual Revision: 9 7/26/99 Hardware Revision: A IP-Quadrature Four Channel Quadrature Decoder IndustryPack This document contains

More information

Digital Control Panel 240V AC Swing Gates Model : DCP 242 REMOTE TIMER PROGRAM FUNCTION FORCE. Jumpers. Photo Sensor LED

Digital Control Panel 240V AC Swing Gates Model : DCP 242 REMOTE TIMER PROGRAM FUNCTION FORCE. Jumpers. Photo Sensor LED DGTAL COMPUTERZED CONTROL PANEL for 240V ac SWNG GATE MOTORS Model: DCP-242V1 The DCP-242V1 is a universal Control Panel (CP) that can replace any 240V AC control panel for swing gates. t is very simple

More information

R07

R07 www..com www..com SET - 1 II B. Tech I Semester Supplementary Examinations May 2013 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, EIE, BME, ECC) Time: 3 hours Max. Marks: 80 Answer any FIVE Questions

More information