Known-Good-Die (KGD) Wafer-Level Packaging (WLP) Inspection Tutorial

Size: px
Start display at page:

Download "Known-Good-Die (KGD) Wafer-Level Packaging (WLP) Inspection Tutorial"

Transcription

1 Known-Good-Die (KGD) Wafer-Level Packaging (WLP) Inspection Tutorial

2 Approach to Inspection Wafer inspection process starts with detecting defects and ends with making a decision on what to do with both the wafers as well as the inspection data. Examples of inspection strategies and associated decision Gate : Decision on Lot : Go / No Go. Decision on Data : Inspection data passed down stream to aid pick and place equipment. Process Excursion Monitor : Decision on Lot : Go / No Go / Re-work. Decision on Data : Inspection data used to improve any one of the preceding process steps. Understanding of the different process points for which inspection provides value. Value-added of inspection is the information on the lot and the insight of improvements to the preceding process steps.

3 Typical Inspection points - Post-Passivation Non-Bumped Die Incoming defect inspection (Outgoing Fab QC) Wafer Edge Inspection Wafer Back side Inspection Probe Mark Metrology Post-test Inspection Post-back-grind Inspection Post-saw Inspection Note : Representative process steps. Actual process sequence may vary and may not include all of the above steps

4 Typical Inspection points - Post-Passivation WLP / Bumped Die Incoming defect inspection (Outgoing Fab QC) Wafer Edge Inspection Wafer Back side Inspection Metal metrology Thin film metrology 100% defect inspection Post-back-grind Inspection Plating metrology inspection Post-Develop Inspection Resist/thin film Metrology Pre-reflow inspection (Possibility of Re-work) Probe Mark Metrology Post-test Inspection 100% defect inspection 100% bump metrology Post-saw Inspection Note : Representative process steps. Actual process sequence may vary and may not include all of the above steps

5 Typical 2D Inspection criteria Non-Bumped Die Defect examples include: Over/incomplete etch Mechanical damage Lifting metal Bond pad Mask/Photoresist defects Residue Ink splatter Scratches Passivation holes Probe defects Bridged and missing metal Particle contamination And more Particle Chipout Passivation Passivation Ink Splatter Bond Pad

6 Typical Bumped Die Inspection criteria (Includes 2d Inspection criteria for non-bumped die) Bump Inspection & Metrology Bridged Bumps Bump Size Bump Location Bump Height Missing Bumps Satellite Bumps Advanced Packaging Inspection & Metrology Metrology Intermediate Interconnect Film/Layer Thickness VIA and Redistribution

7 Detection-to-Decision for each Inspection point Detection Identify defects Automated Detection Manual Detection Microscope-based Defect Analysis Transform defect data into information Data Refining and Basic Classification Automated Data Refining On-tool, w/wafer Manual Data Refining Off-tool, w/wafer Review and Final Classification ADC: Automated Review & Classify On-tool, w/o wafer Manual Review & Classify Off-tool, w/o wafer Manual Review & Classify On-tool, w/wafer Manual Review & Classify Off-tool, w/wafer Decision Information analysis Back-End Level Information Analysis Process Improvement Lot Level Information Analysis Wafer Level / Die Level Electronic Wafer Map Die Inking? Wafer inspection process starts with detecting defects and ends with making a decision on what to do with both the wafers as well as the inspection data.

8 Throughput High-speed, production volume, Low Cost of Ownership Accuracy Highly repeatable. High actual defect capture rate, High false defect filtering. Flexibility Wide variety of applications & variations Solder, gold, copper, micro springs, others Nodules, surface reflectivity, pitch & height Varying chemistries, polymers & other thick films All surface wafer front-side, back-side and wafer edge Modularity Available as stand-alone inspection, integrated to process tools or embedded within process tools. Scalability Defect Detection Tool Requirements To meet the future requirements of evolving technologies Active Die Defect Inspection Passivation Ink Splatter Bond Pad Particle

9 Defect Analysis Requirements Defect classification Throughput As fast as Defect Detection, faster than manual classification. If classified manually, ergonomics allows speedy review. Accuracy Meaningful defect clustering and false defect filtering. Highly repeatable, as good as manual inspection, minimize mis-classification. Flexibility Wide variety of process applications & variations Accessibility Allows on-tool and off-line analysis Allows remote access (from office desk) Maintainable Preferred that classification is a by-product of inspection. Example: Bump too tall is a direct result of 3d bump metrology. Does not require re-teach of classification database for minor process variation Data Capture Capture Images into Defect Management Systems for defect sourcing Review defects Data collection

10 Decision-support Data Requirements Accuracy User-programmable tolerance criteria allows go/ no go decision. User-selectable algorithms Ex : least square fit, 3 point plane for coplanarity. Die count, defect count tallies accurately. Flexibility Wide variety of file formats for different customers. Updating of wafer maps. Output data for down-stream process tools Compatible with Yield Enhancement / Defect Management systems. Wide variety of analysis, by wafer, by lot, by trends. Through Statistics Package Allow analysis of data statistically Provide Statistic Process Control or data format for other SPC packages Process analysis Communicate results

11 Inspection & Metrology Tools 2D & 3D bump inspection & metrology Automated wafer, die & bump defect inspection 3Di Series High-speed & accurate 3D metrology & defect inspection 2D vision High-speed & accurate 2D metrology & defect inspection All surface inspection Wafer front, edge and back-side YieldPilot for Data Analysis Versascope for manual inspection and review NSX Series E20, B20

12 4900 West 78 th Street Bloomington, Minnesota Tel: (952)

Implementation of AOI in a High-Volume Manufacturing Environment

Implementation of AOI in a High-Volume Manufacturing Environment Implementation of AOI in a High-Volume Manufacturing Environment Presented By Robert Backie August Technology Corporation Southwest Region Sales Manager June 11, 2000 June 11, 2000 1 Overview Previous

More information

Total Inspection Solutions Ensuring Known-Good 3DIC Package. Nevo Laron, Camtek USA, Santa Clara, CA

Total Inspection Solutions Ensuring Known-Good 3DIC Package. Nevo Laron, Camtek USA, Santa Clara, CA Total Inspection Solutions Ensuring Known-Good 3DIC Package Nevo Laron, Camtek USA, Santa Clara, CA Density Packaging Trends vs. Defect Costs Functionality Package Yield 3DIC yield statistics 101 1.00

More information

An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping

An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping Yuan-Ping Tseng/ An-Hong Liu TD center ChipMOS Technologies Inc. June 5, 2001 1

More information

Bringing 3D Integration to Packaging Mainstream

Bringing 3D Integration to Packaging Mainstream Bringing 3D Integration to Packaging Mainstream Enabling a Microelectronic World MEPTEC Nov 2012 Choon Lee Technology HQ, Amkor Highlighted TSV in Packaging TSMC reveals plan for 3DIC design based on silicon

More information

Multi-Die Packaging How Ready Are We?

Multi-Die Packaging How Ready Are We? Multi-Die Packaging How Ready Are We? Rich Rice ASE Group April 23 rd, 2015 Agenda ASE Brief Integration Drivers Multi-Chip Packaging 2.5D / 3D / SiP / SiM Design / Co-Design Challenges: an OSAT Perspective

More information

Case Studies of All-Surface Inspection in a 3DI-TSV R&D Environment. Rolf Shervey Sr. Applications Engineer Rudolph Technologies, Inc.

Case Studies of All-Surface Inspection in a 3DI-TSV R&D Environment. Rolf Shervey Sr. Applications Engineer Rudolph Technologies, Inc. Case Studies of All-Surface Inspection in a 3DI-TSV R&D Environment Rolf Shervey Sr. Applications Engineer Rudolph Technologies, Inc. Equipment in Albany Explorer Inspection Cluster AXi 935 for top surface

More information

High speed full wafer monitoring of surface, edge and bonding interface for 3D-stacking

High speed full wafer monitoring of surface, edge and bonding interface for 3D-stacking Sematech Workshop on 3D Interconnect Metrology Sematech Workshop on 3D Interconnect Metrology, July 13 2011 High speed full wafer monitoring of surface, edge and bonding interface for 3D-stacking Lars

More information

Implementing FDC in the Wafer Dicing Process to Improve Product Quality

Implementing FDC in the Wafer Dicing Process to Improve Product Quality Implementing FDC in the Wafer Dicing Process to Improve Product Quality Advanced Process Control Conference XXIX 2017 Austin Airport Hilton Hotel, Austin, Texas Henry Hsu, Joe Hung, Sophia Lin, Vincent

More information

28F K (256K x 8) FLASH MEMORY

28F K (256K x 8) FLASH MEMORY 28F020 2048K (256K x 8) FLASH MEMOR SmartDie Product Specification Flash Electrical Chip Erase 2 Second Typical Chip Erase Quick-Pulse Programming Algorithm 10 ms Typical Byte Program 4 Second Chip Program

More information

Package (1C) Young Won Lim 3/13/13

Package (1C) Young Won Lim 3/13/13 Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published

More information

Packaging of Selected Advanced Logic in 2x and 1x nodes. 1 I TechInsights

Packaging of Selected Advanced Logic in 2x and 1x nodes. 1 I TechInsights Packaging of Selected Advanced Logic in 2x and 1x nodes 1 I TechInsights Logic: LOGIC: Packaging of Selected Advanced Devices in 2x and 1x nodes Xilinx-Kintex 7XC 7 XC7K325T TSMC 28 nm HPL HKMG planar

More information

Pushing the barriers of wafer level device integration: High-speed assembly, the case for MicroTape.

Pushing the barriers of wafer level device integration: High-speed assembly, the case for MicroTape. Pushing the barriers of wafer level device integration: High-speed assembly, the case for MicroTape. Gordon Christison Reel Service Ltd 55 Nasmyth Road Southfield Industrial Estate Glenrothes Scotland

More information

ECP Embedded Component Packaging Technology

ECP Embedded Component Packaging Technology ECP Embedded Component Packaging Technology A.Kriechbaum, H.Stahr, M.Biribauer, N.Haslebner, M.Morianz, M.Beesley AT&S Austria Technologie und Systemtechnik AG Abstract The packaging market has undergone

More information

Comparison of Singulation Techniques

Comparison of Singulation Techniques Comparison of Singulation Techniques Electronic Packaging Society, Silicon Valley Chapter Sept. 28, 2017 ANNETTE TENG Sept 28, 2017 1 Definition of Singulation 9/28/2017 Annetteteng@promex-ind.com 2 www.cpmt.org/scv

More information

Test and Measurement Challenges for 3D IC Development. R. Robertazzi IBM Research

Test and Measurement Challenges for 3D IC Development. R. Robertazzi IBM Research Test and Measurement Challenges for 3D IC Development R. Robertazzi IBM Research PFA Bill Price. Pete Sorce. John Ott. David Abraham. Pavan Samudrala Digital Test Kevin Stawaisz. TEL P12 Prober Glen Lansman,

More information

Package (1C) Young Won Lim 3/20/13

Package (1C) Young Won Lim 3/20/13 Copyright (c) 2011-2013 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published

More information

Solder Reflow Guide for Surface Mount Devices Technical Note

Solder Reflow Guide for Surface Mount Devices Technical Note Solder Reflow Guide for Surface Mount Devices FPGA-TN-02041 Version 3.8 November 2017 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Reflow... 4 3. Inspection... 4 4. Cleaning Recommendations...

More information

Advanced Packaging For Mobile and Growth Products

Advanced Packaging For Mobile and Growth Products Advanced Packaging For Mobile and Growth Products Steve Anderson, Senior Director Product and Technology Marketing, STATS ChipPAC Growing Needs for Silicon & Package Integration Packaging Trend Implication

More information

TSV Test. Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea

TSV Test. Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea TSV Test Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea # Agenda TSV Test Issues Reliability and Burn-in High Frequency Test at Probe (HFTAP) TSV Probing Issues DFT Opportunities

More information

Innovative 3D Structures Utilizing Wafer Level Fan-Out Technology

Innovative 3D Structures Utilizing Wafer Level Fan-Out Technology Innovative 3D Structures Utilizing Wafer Level Fan-Out Technology JinYoung Khim #, Curtis Zwenger *, YoonJoo Khim #, SeWoong Cha #, SeungJae Lee #, JinHan Kim # # Amkor Technology Korea 280-8, 2-ga, Sungsu-dong,

More information

Quilt Packaging Microchip Interconnect Technology

Quilt Packaging Microchip Interconnect Technology Quilt Packaging Microchip Interconnect Technology 18 November 2012 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction to IIC Quilt Packaging (QP) Concept Electrical

More information

TLS-Dicing for concentrator dies - a fast and clean technology. Hans-Ulrich Zühlke

TLS-Dicing for concentrator dies - a fast and clean technology. Hans-Ulrich Zühlke TLS-Dicing for concentrator dies - a fast and clean technology Hans-Ulrich Zühlke TLS-Dicing with JENOPTIK-VOTAN Semi Contents Overview Jenoptik Principle of TLS-Technology TLS-Dicing the benefits at a

More information

Embedded Power Dies for System-in-Package (SiP)

Embedded Power Dies for System-in-Package (SiP) Embedded Power Dies for System-in-Package (SiP) D. Manessis, L. Boettcher, S. Karaszkiewicz, R.Patzelt, D. Schuetze, A. Podlasky, A. Ostmann Fraunhofer Institute for Reliability and Microintegration (IZM),

More information

Material technology enhances the density and the productivity of the package

Material technology enhances the density and the productivity of the package Material technology enhances the density and the productivity of the package May 31, 2018 Toshihisa Nonaka, Ph D. Packaging Solution Center Advanced Performance Materials Business Headquarter Hitachi Chemical

More information

Challenges of Integration of Complex FHE Systems. Nancy Stoffel GE Global Research

Challenges of Integration of Complex FHE Systems. Nancy Stoffel GE Global Research Challenges of Integration of Complex FHE Systems Nancy Stoffel GE Global Research Products drive requirements to sub-systems, components and electronics GE PRODUCTS CTQs: SWaP, $$, operating environment,

More information

Solder Reflow Guide for Surface Mount Devices

Solder Reflow Guide for Surface Mount Devices April 2008 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is

More information

AT&S Company. Presentation. 3D Component Packaging. in Organic Substrate. Embedded Component. Mark Beesley IPC Apex 2012, San Diego.

AT&S Company. Presentation. 3D Component Packaging. in Organic Substrate. Embedded Component. Mark Beesley IPC Apex 2012, San Diego. 3D Component Packaging AT&S Company in Organic Substrate Presentation Embedded Component Mark Beesley IPC Apex 2012, San Diego www.ats.net Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13

More information

Additional Slides for Lecture 17. EE 271 Lecture 17

Additional Slides for Lecture 17. EE 271 Lecture 17 Additional Slides for Lecture 17 Advantages/Disadvantages of Wire Bonding Pros Cost: cheapest packages use wire bonding Allows ready access to front side of die for probing Cons Relatively high inductance

More information

Metrology Tools for Flexible Electronics and Display Substrates. Min Yang

Metrology Tools for Flexible Electronics and Display Substrates. Min Yang Metrology Tools for Flexible Electronics and Display Substrates Min Yang 1 Acknowledgement The speaker would like to sincerely thank the following collaborators for their contributions: Roger Posusta,

More information

From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved

From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon Agenda Introduction 2,5D: Silicon Interposer 3DIC: Wide I/O Memory-On-Logic 3D Packaging: X-Ray sensor Conclusion

More information

DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION

DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION ALL SILICON SYSTEM INTEGRATION DRESDEN ASSID ALL SILICON SYSTEM INTEGRATION DRESDEN FRAUNHOFER IZM-ASSID

More information

APPLICATION SPECIFICATION

APPLICATION SPECIFICATION 1 of 21 F 1.0 OBJECTIVE The objective of this specification is to provide information to assist with the application and use of MEG- Array High Speed Mezzanine BGA (Ball Grid Array) connectors system.

More information

High Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs

High Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs Open-Silicon.com 490 N. McCarthy Blvd, #220 Milpitas, CA 95035 408-240-5700 HQ High Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs Open-Silicon Asim Salim VP Mfg. Operations 20+ experience

More information

Rolling Up Solutions of Wafer Probing Technologies Joey Wu

Rolling Up Solutions of Wafer Probing Technologies Joey Wu Rolling Up Solutions of Wafer Probing Technologies Joey Wu Manager, Global Marketing Drivers of Semiconductor Industry Source: Yole, 2016 Source: Yole, 2016 Source: Yole, 2016 Source: Yole, 2016 Form-factor

More information

MACHINE VISION FOR SMARTPHONES. Essential machine vision camera requirements to fulfill the needs of our society

MACHINE VISION FOR SMARTPHONES. Essential machine vision camera requirements to fulfill the needs of our society MACHINE VISION FOR SMARTPHONES Essential machine vision camera requirements to fulfill the needs of our society INTRODUCTION With changes in our society, there is an increased demand in stateof-the art

More information

Application Note 5363

Application Note 5363 Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Lead-free Surface Mount Assembly Application Note 5363 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry

More information

Scanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers

Scanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers Scanning Acoustic Microscopy For Metrology of 3D Interconnect Bonded Wafers Jim McKeon, Ph.D. - Sonix, Director of Technology Sriram Gopalan, Ph.D. - Sonix, Technology Engineer 8700 Morrissette Drive 8700

More information

Application Note. Pyramid Probe Cards

Application Note. Pyramid Probe Cards Application Note Pyramid Probe Cards Innovating Test Technologies Pyramid Probe Technology Benefits Design for Test Internal pads, bumps, and arrays High signal integrity Rf and DC on same probe card Small

More information

Comparison & highlight on the last 3D TSV technologies trends Romain Fraux

Comparison & highlight on the last 3D TSV technologies trends Romain Fraux Comparison & highlight on the last 3D TSV technologies trends Romain Fraux Advanced Packaging & MEMS Project Manager European 3D Summit 18 20 January, 2016 Outline About System Plus Consulting 2015 3D

More information

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website : 9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr August 2011 - Version 1 Written by: Sylvain HALLEREAU

More information

OPTICAL TECHNOLOGIES FOR TSV INSPECTION Arun A. Aiyer, Frontier Semiconductor 2127 Ringwood Ave, San Jose, California 95131

OPTICAL TECHNOLOGIES FOR TSV INSPECTION Arun A. Aiyer, Frontier Semiconductor 2127 Ringwood Ave, San Jose, California 95131 OPTICAL TECHNOLOGIES FOR TSV INSPECTION Arun A. Aiyer, Frontier Semiconductor 2127 Ringwood Ave, San Jose, California 95131 ABSTRACT: In this paper, Frontier Semiconductor will introduce a new technology

More information

Panel Discussion Chair: Michael Huebner

Panel Discussion Chair: Michael Huebner Panel Discussion Chair: Michael Huebner FormFactor Inc. Panel members Panel Discussion Mark Ojeda (Spansion/Cypress) Panel: I/II Rey Rincon (Freescale) Panel: II Al Wegleitner (TI) Panel: I/II Clark Liu

More information

Miniature 2.4 GHz Vertical-Mount PCBA Antenna

Miniature 2.4 GHz Vertical-Mount PCBA Antenna Miniature 2.4 GHz Vertical-Mount PCBA Antenna Product Description Parsec s PTA2.4-V is a miniature 2.4 GHz antenna for Bluetooth, ZigBee, and Wi-Fi with 6.4 x 15.05 x 0.15 mm ( H x W x thickness) dimensions.

More information

Pentium PROCESSORS AT icomp INDEX 1110\133, 1000\120, 815\100 MHz WITH VOLTAGE REDUCTION TECHNOLOGY SmartDie Product Specification

Pentium PROCESSORS AT icomp INDEX 1110\133, 1000\120, 815\100 MHz WITH VOLTAGE REDUCTION TECHNOLOGY SmartDie Product Specification A Pentium PROCESSORS AT icomp INDEX 1110\133, 1000\120, 815\100 MHz WITH VOLTAGE REDUCTION TECHNOLOGY SmartDie Product Specification Compatible with Large Software Base MS-DOS*, Windows*, OS/2*, UNIX*

More information

SYSTEM IN PACKAGE AND FUNCTIONAL MODULE FOR MOBILE AND IoT DEVICE ASSEMBLY

SYSTEM IN PACKAGE AND FUNCTIONAL MODULE FOR MOBILE AND IoT DEVICE ASSEMBLY SYSTEM IN PACKAGE AND FUNCTIONAL MODULE FOR MOBILE AND IoT DEVICE ASSEMBLY W. Koh, PhD Huawei Technologies JEDEC Mobile & IOT Forum Copyright 2017 Huawei Technologies, Ltd. OUTLINE Mobile and IoT Device

More information

ECE 5745 Complex Digital ASIC Design Topic 7: Packaging, Power Distribution, Clocking, and I/O

ECE 5745 Complex Digital ASIC Design Topic 7: Packaging, Power Distribution, Clocking, and I/O ECE 5745 Complex Digital ASIC Design Topic 7: Packaging, Power Distribution, Clocking, and I/O Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5745

More information

Rethinking the Hierarchy of Electronic Interconnections. Joseph Fjelstad Verdant Electronics

Rethinking the Hierarchy of Electronic Interconnections. Joseph Fjelstad Verdant Electronics Rethinking the Hierarchy of Electronic Interconnections Joseph Fjelstad Verdant Electronics The Industry s Terminology Challenge» The electronics industry continues to explore and develop new methods to

More information

Burn-in & Test Socket Workshop

Burn-in & Test Socket Workshop Burn-in & Test Socket Workshop IEEE March 4-7, 2001 Hilton Mesa Pavilion Hotel Mesa, Arizona IEEE COMPUTER SOCIETY Sponsored By The IEEE Computer Society Test Technology Technical Council COPYRIGHT NOTICE

More information

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration 1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements

More information

Packaging for parallel optical interconnects with on-chip optical access

Packaging for parallel optical interconnects with on-chip optical access Packaging for parallel optical interconnects with on-chip optical access I. INTRODUCTION Parallel optical interconnects requires the integration of lasers and detectors directly on the CMOS chip. In the

More information

Advances in Flexible Hybrid Electronics Reliability

Advances in Flexible Hybrid Electronics Reliability Advances in Flexible Hybrid Electronics Reliability LOPEC Smart & Hybrid Systems Munich 3/29/17 This work sponsored in part by Air Force Research Laboratory, Wright-Patterson AFB, for supporting reliability

More information

3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape

3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration

More information

3D technology for Advanced Medical Devices Applications

3D technology for Advanced Medical Devices Applications 3D technology for Advanced Medical Devices Applications By, Dr Pascal Couderc,Jerome Noiray, Dr Christian Val, Dr Nadia Boulay IMAPS MEDICAL WORKSHOP DECEMBER 4 & 5,2012 P.COUDERC 3D technology for Advanced

More information

MAXIM INTEGRATED PRODUCTS

MAXIM INTEGRATED PRODUCTS MAX6106EUR Rev. A RELIABILITY REPORT FOR MAX6106EUR PLASTIC ENCAPSULATED DEVICES February 14, 2003 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord

More information

Micron Level Placement Accuracy for Wafer Scale Packaging of P-Side Down Lasers in Optoelectronic Products

Micron Level Placement Accuracy for Wafer Scale Packaging of P-Side Down Lasers in Optoelectronic Products Micron Level Placement Accuracy for Wafer Scale Packaging of P-Side Down Lasers in Optoelectronic Products Daniel D. Evans, Jr. and Zeger Bok Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad,

More information

SPRING-LOADED CONNECTORS

SPRING-LOADED CONNECTORS SPRING-LODED CONNECTORS SERIES 811 & 813 GRID SURFCE MOUNT, LOW PROFILE SINGLE ND DOULE ROW STRIPS SINGLE ROW Series 811 Number of Pins X 1,8 Modular contacts for use on grid, available in five heights

More information

ULTRA-THIN DOUBLE LAYER METROLOGY WITH HIGH LATERAL RESOLUTION. Semicon West 2018, Bernd Srocka

ULTRA-THIN DOUBLE LAYER METROLOGY WITH HIGH LATERAL RESOLUTION. Semicon West 2018, Bernd Srocka ULTRA-THIN DOUBLE LAYER METROLOGY WITH HIGH LATERAL RESOLUTION Semicon West 2018, Bernd Srocka Mission Unity-SC provides a wide range of Solutions in Metrology& inspection to the Semiconductor Industry,

More information

Design Standard for Printed Electronics on Flexible Substrates

Design Standard for Printed Electronics on Flexible Substrates Design Standard for Printed Electronics on Flexible Substrates Developed by the D-61 Printed Electronics Design Subcommittee of the D-60 Printed Electronics Committee of IPC Users of this publication are

More information

Advanced CSP & Turnkey Solutions. Fumio Ohyama Tera Probe, Inc.

Advanced CSP & Turnkey Solutions. Fumio Ohyama Tera Probe, Inc. Advanced CSP & Turnkey Solutions Fumio Ohyama Tera Probe, Inc. Tera Probe - Corporate Overview 1. Company : Tera Probe, Inc. 2. Founded : August, 2005 3. Capital : Approx. USD118.2 million (as of March

More information

Non-contact Test at Advanced Process Nodes

Non-contact Test at Advanced Process Nodes Chris Sellathamby, J. Hintzke, B. Moore, S. Slupsky Scanimetrics Inc. Non-contact Test at Advanced Process Nodes June 8-11, 8 2008 San Diego, CA USA Overview Advanced CMOS nodes are a challenge for wafer

More information

MAXIMUM SOLUTIONS (2/14 -- PR606) Mill-Max Mfg. Corp. 190 Pine Hollow Road, Oyster Bay, NY Fax:

MAXIMUM SOLUTIONS (2/14 -- PR606) Mill-Max Mfg. Corp. 190 Pine Hollow Road, Oyster Bay, NY Fax: MAXIMUM SOLUTIONS Mill-Max Series 854 Single Row and 855 Double Row Pitch Surface Mount and Through-Hole Spring-Loaded Connectors and Mating Target Connectors Mill-Max has developed high density, (1,27

More information

There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous parts to build complex systems.

There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous parts to build complex systems. Direct Connection and Testing of TSV and Microbump Devices using NanoPierce Contactor for 3D-IC Integration There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous

More information

Spring Probes and Probe Cards for Wafer-Level Test. Jim Brandes Multitest. A Comparison of Probe Solutions for an RF WLCSP Product

Spring Probes and Probe Cards for Wafer-Level Test. Jim Brandes Multitest. A Comparison of Probe Solutions for an RF WLCSP Product AND, AT THE WAFER LEVEL For many in the industry, performing final test at the wafer level is still a novel idea. While providing some much needed solutions, it also comes with its own set of challenges.

More information

NON-CONTACT 3D SURFACE METROLOGY

NON-CONTACT 3D SURFACE METROLOGY LOGO TITLE NON-CONTACT 3D SURFACE METROLOGY COMPANY PROFILE SLOGAN BECAUSE ACCURACY MATTERS LASERSCRIBING MEASUREMENT INTRODUCTION One of the last steps in the production of electronic components is the

More information

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 Addressable Test Chip Technology for IC Design and Manufacturing Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03 IC Design & Manufacturing Trends Both logic and memory

More information

APPLICATION SPECIFICATION

APPLICATION SPECIFICATION IPASS 0.8mm PITCH I/O CONNECTOR 1.0 SCOPE...2 2.0 PRODUCT DESCRIPTION...2 2.1 PRODUCT NAME AND SERIES NUMBER...2 2.2 DIMENSIONS, MATERIALS, PLATINGS AND MARKINGS...2 3.0 REFERENCE DOCUMENTS...2 3.1 MOLEX

More information

Embedded UTCP interposers for miniature smart sensors

Embedded UTCP interposers for miniature smart sensors Embedded UTCP interposers for miniature smart sensors T. Sterken 1,2, M. Op de Beeck 2, Tom Torfs 2, F. Vermeiren 1,2, C. Van Hoof 2, J. Vanfleteren 1,2 1 CMST (affiliated with Ugent and IMEC), Technologiepark

More information

Detector R&D at the LCFI Collaboration

Detector R&D at the LCFI Collaboration LCFI Overview Detector R&D at the LCFI Collaboration (Bristol U, Oxford U, Lancaster U, Liverpool U, RAL) Konstantin Stefanov on behalf of the LCFI collaboration LCWS2005, Stanford, 18-22 March 2005 Introduction

More information

PRE: See Yun Jaan 15 Jul 08 Rev C. APP: Leong See Fan DCR No. D _438039

PRE: See Yun Jaan 15 Jul 08 Rev C. APP: Leong See Fan DCR No. D _438039 Application 114-1114 Specification PRE: See Yun Jaan 15 Jul 08 Rev C APP: Leong See Fan DCR No. D20080715001838_438039 SO(Small Outline) DIMM (Dual-In Memory Module) Sockets, 144 Positions with 0.8mm Centerline

More information

Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008

Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 / DEVICE 1.E+03 1.E+02 1.E+01 1.E+00 1.E-01 1.E-02 1.E-03 1.E-04 1.E-05 1.E-06 1.E-07 Productivity Gains

More information

Implementation of Automated Equipment Monitoring in a Highly Flexible Semiconductor Production Line. Semicon 2012, Dresden TechARENA

Implementation of Automated Equipment Monitoring in a Highly Flexible Semiconductor Production Line. Semicon 2012, Dresden TechARENA Implementation of Automated Equipment Monitoring in a Highly Flexible Semiconductor Production Line Semicon 2012, Dresden TechARENA Günter Leditzky October, 10th, 2012 ams AG Agenda ams AG Overview Focus

More information

Memjet ML Printhead from the RapidX1 Color Label Printer

Memjet ML Printhead from the RapidX1 Color Label Printer ML210700 Printhead from the RapidX1 Color Label Printer MEMS Process Review 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com MEMS Process Review Some of the

More information

Advancing high performance heterogeneous integration through die stacking

Advancing high performance heterogeneous integration through die stacking Advancing high performance heterogeneous integration through die stacking Suresh Ramalingam Senior Director, Advanced Packaging European 3D TSV Summit Jan 22 23, 2013 The First Wave of 3D ICs Perfecting

More information

Design and Assembly Process Implementation for BGAs

Design and Assembly Process Implementation for BGAs ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Design and Assembly Process Implementation for BGAs Developed by the Device Manufacturers Interface Committee of IPC October 25, 2000 Users of this standard

More information

at surface mount speeds

at surface mount speeds www.uic.com email: universal@uic.com AMERICAS Tel. 1-800-432-2607 or Tel. +1-607-779-7522 CHINA, SHENZHEN Tel. +86-755-2685-9108 CHINA, SHANGHAI Tel. +86-21-6495-2100 EUROPE Tel. +421-2-4930-96-60 2017

More information

3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA

3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA 3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion

More information

Rule-based inspection of Wafer surface

Rule-based inspection of Wafer surface Rule-based inspection of Wafer surface N.G. Shankar Z.W. Zhong Euro Technology Pte Ltd School of Mechanical & Production Engineering Tech Place 1 Nanyang Technological University Singapore 569628 Nanyang

More information

IPC-D-859. Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/IPC-D-859. The Institute for. Interconnecting

IPC-D-859. Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/IPC-D-859. The Institute for. Interconnecting The Institute for Interconnecting and Packaging Electronic Circuits Design Standard for Thick Film Multilayer Hybrid Circuits ANSI/ Original Publication December 1989 A standard developed by the Institute

More information

NanoLens AFM and Bruker 3D Microscopes Integrated 1000X Inspection Combines for Maximum Metrology Value

NanoLens AFM and Bruker 3D Microscopes Integrated 1000X Inspection Combines for Maximum Metrology Value NanoLens AFM and Bruker 3D Microscopes Integrated 1000X Inspection Combines for Maximum Metrology Value Outline Introduction/Administrative Overview of Bruker 3D Optical Microscopes Software, Automation

More information

zqsfp+ Behind Bezel Cage Assembly, Heat Sink, and Light Pipe

zqsfp+ Behind Bezel Cage Assembly, Heat Sink, and Light Pipe zqsfp+ Behind Bezel Cage Assembly, Heat Sink, and Light Pipe Application Specification 114-32023 02 MAR 12 NOTE i All numerical values are in metric units [with U.S. customary units in brackets]. Dimensions

More information

RELIABILITY REPORT FOR MAX2055EUP PLASTIC ENCAPSULATED DEVICES. April 2, 2004 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086

RELIABILITY REPORT FOR MAX2055EUP PLASTIC ENCAPSULATED DEVICES. April 2, 2004 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 MAX2055EUP Rev. A RELIABILITY REPORT FOR MAX2055EUP PLASTIC ENCAPSULATED DEVICES April 2, 2004 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality

More information

SPRING-LOADED CONNECTORS

SPRING-LOADED CONNECTORS SERIES 812 & 814 GRID SURFCE MOUNT, MID PROFILE SINGLE ROW Series 812 Modular contacts for use on grid, available in ten heights from.255 to.430, supplied in single and double row contact strips Extended

More information

1 INTRODUCTION. Solder paste deposits on grid array of soldering pads. SPI system integration in a PCB assembly production line

1 INTRODUCTION. Solder paste deposits on grid array of soldering pads. SPI system integration in a PCB assembly production line 1 INTRODUCTION Test Research Inc. (TRI) designs, manufactures and markets precision test equipment for the world s leading electronics manufacturing service (EMS) companies. Product lines include Automated

More information

FUSION- Modular Interchangeable Lens System

FUSION- Modular Interchangeable Lens System Illuminators Video Tunable FUSION- Modular Interchangeable Lens System High-Magnification Imaging Wafer Processing MEMS Development Non-Contact Metrology Fiber Alignment Analytical Probing Solder Bump

More information

Texas Instruments TMX320TCI6488ZUNV Baseband Processor System on a Chip

Texas Instruments TMX320TCI6488ZUNV Baseband Processor System on a Chip Texas Instruments TMX320TCI6488ZUNV Baseband Processor System on a Chip Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning

More information

1. Table of contents History Tools Parts manipulation Soldering Soldering iron or station...

1. Table of contents History Tools Parts manipulation Soldering Soldering iron or station... 1. TABLE OF CONTENTS 1. Table of contents... 3 2. History... 15 3. Tools... 19 3.1. Parts manipulation... 19 4. Soldering... 23 4.1. Soldering iron or station... 23 4.2. Hot-air rework stations... 24 4.3.

More information

2D nano PrintArray Product Data Sheet

2D nano PrintArray Product Data Sheet NSCRIPTOR Product Data Sheet Dip Pen Nanolithography (DPN ) is the process of writing nanoscale patterns of molecular "ink" onto a sample substrate via a coated SPM tip. NanoInk s NSCRIPTOR DPN System

More information

Advance Low Force Probe cards Used on Solder Flip Chip Devices. Daniel Stillman Texas Instruments Kevin Hughes FormFactor

Advance Low Force Probe cards Used on Solder Flip Chip Devices. Daniel Stillman Texas Instruments Kevin Hughes FormFactor Advance Low Force Probe cards Used on Solder Flip Chip Devices Daniel Stillman Texas Instruments Kevin Hughes FormFactor Overview Probe Solution Requirements Material Properties and Performance Production

More information

Guide for the use of Meritec SOP Sockets

Guide for the use of Meritec SOP Sockets Guide for the use of Meritec SOP Sockets 10/11/08 rev D Guide for selecting, handling and mounting Meritec SOP sockets Thank you for considering Meritec for your SOP socketing needs. This guide is intended

More information

Advanced Flip Chip Package on Package Technology for Mobile Applications

Advanced Flip Chip Package on Package Technology for Mobile Applications Advanced Flip Chip Package on Package Technology for Mobile Applications by Ming-Che Hsieh Product and Technology Marketing STATS ChipPAC Pte. Ltd. Singapore Originally published in the 17 th International

More information

MAXIM INTEGRATED PRODUCTS

MAXIM INTEGRATED PRODUCTS MAX149xxxP Rev. A RELIABILITY REPORT FOR MAX149xxxP PLASTIC ENCAPSULATED DEVICES October 13, 2004 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Jim Pedicord Quality Assurance

More information

Test Development Validation Production. Micro-BGA Socketing Systems BGA Socket Adapter Systems Flip-Top BGA Sockets BGA Interposers

Test Development Validation Production. Micro-BGA Socketing Systems BGA Socket Adapter Systems Flip-Top BGA Sockets BGA Interposers Test Development Validation Production Micro-BGA Socketing Systems BGA Socket Adapter Systems Flip-Top BGA Sockets BGA Interposers BGA Socket Adapter Systems Micro-BGA Socket Adapter System 0.50mm and

More information

MAXIM INTEGRATED PRODUCTS

MAXIM INTEGRATED PRODUCTS RELIABILITY REPORT FOR MAX98089EWY+ WAFER LEVEL PRODUCTS March 22, 2012 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Approved by Richard Aburano Quality Assurance Manager, Reliability

More information

MAXIM INTEGRATED PRODUCTS

MAXIM INTEGRATED PRODUCTS MAX2720EUP Rev. A RELIABILITY REPORT FOR MAX2720EUP PLASTIC ENCAPSULATED DEVICES March 25, 2004 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Written by Reviewed by Jim Pedicord Quality

More information

NARROW PITCH (0.4 mm) CONNECTORS F4S SERIES

NARROW PITCH (0.4 mm) CONNECTORS F4S SERIES NARROW-PITCH, THIN AN SLIM CONNECTOR FOR BOAR-TO-FPC CONNECTION FEATURES 1. Space-saving (3.6 mm widthwise) The required space is smaller than our F4 series (40-contact type): 27% smaller, 38% smaller

More information

Packaging Challenges for High Performance Mixed Signal Products. Caroline Beelen-Hendrikx, Eef Bagerman Semi Networking Day Porto, June 27, 2013

Packaging Challenges for High Performance Mixed Signal Products. Caroline Beelen-Hendrikx, Eef Bagerman Semi Networking Day Porto, June 27, 2013 Packaging Challenges for High Performance Mixed Signal Products Caroline Beelen-Hendrikx, Eef Bagerman Semi Networking Day Porto, June 27, 2013 Content HPMS introduction Assembly technology drivers for

More information

Test Development Validation Production. Micro-BGA Socketing System BGA Socket Adapter System Flip-Top BGA Socket BGA Interposer

Test Development Validation Production. Micro-BGA Socketing System BGA Socket Adapter System Flip-Top BGA Socket BGA Interposer Test Development Validation Production Micro-BGA Socketing System BGA Socket Adapter System Flip-Top BGA Socket BGA Interposer BGA Socket Adapter Systems Micro-BGA Socket Adapter System 0.50mm and 0.65mm

More information

Metrology and Probe Repair challenges with tighter pitch probe cards

Metrology and Probe Repair challenges with tighter pitch probe cards Anil Kaza Intel Corporation Metrology and Probe Repair challenges with tighter pitch probe cards June 6 to 9, 2010 San Diego, CA USA Overview Current trends with technology generation Intel PCM Work Flow

More information

Review of New, Flexible MEMS Technology to Reduce Cost of Test for Multi-site Wire Bond Applications

Review of New, Flexible MEMS Technology to Reduce Cost of Test for Multi-site Wire Bond Applications Review of New, Flexible MEMS Technology to Reduce Cost of Test for Multi-site Wire Bond Applications Dan Stillman Texas Instruments Ben Eldridge FormFactor Overview Project Background & Objective Probe

More information

Materials, Process and Production Equipment Considerations to Achieve High-Yield MicroLED Mass-Production

Materials, Process and Production Equipment Considerations to Achieve High-Yield MicroLED Mass-Production Materials, Process and Production Equipment Considerations to Achieve High-Yield MicroLED Mass-Production Francois J. Henley April 10, 2018 1 Agenda MicroLED Displays: the next display tech Benefits and

More information