Materials, Process and Production Equipment Considerations to Achieve High-Yield MicroLED Mass-Production
|
|
- Beryl Bell
- 5 years ago
- Views:
Transcription
1 Materials, Process and Production Equipment Considerations to Achieve High-Yield MicroLED Mass-Production Francois J. Henley April 10,
2 Agenda MicroLED Displays: the next display tech Benefits and Challenges Considerations to achieve high-quality, high-yield microled displays MicroLED Source Substrate Growth Template MOCVD microled growth & device formation MicroLED Test/Inspection EL (or PL?) functional test Color Measurement Assembly Technology Selection of effective mass-transfer technologies supporting mass-production Connection Technology A comprehensive solution to µled manufacturing EPI, Test, Mass-Transfer & Interconnect Conclusions 2
3 New Technologies can be Daunting at First How did THIS look in the early days? They ll be millions made. In every home. Color too. Not very believable. 3
4 Then in the early 90s. Active-Matrix TFT-LCD Displays Many elements, large process size High cost and low performance/yield at first. 4
5 Photon Dynamics (PDI) => Orbotech => KLA-Tencor TFT-LCD Flat-Panel Display Test Company F. Henley PDI Founder, VP Engineering, President, COO/CTO 1986 to 1997 Developed Voltage Imaging TFT Array Test Source: Photon Dynamics, Inc. 5
6 Next Display Evolution: Micro-LEDs LCD Many elements Relatively expensive Uses LED backlight with 6x brightness loss Micro-LED Direct light emission Relatively inexpensive Brighter, less power Flexible display capable Color options are broad Color LEDs Blue LEDs with phosphors How to mass-produce? About 87% market share of a US$117B display market (2017) 6
7 Micro-LED Benefits 7
8 Micro-LED Display Technology Large Display & Microdisplay Cellphones, Tablets, Laptops, Monitors, TVs, etc. AR/VR Microdisplays 8
9 MicroLED Manufacturing Process - Simplified AM-Plate (xt+yc) Driver IC Mounting Mass-Transfer Micro-LEDs Laminate µled Preparation : Well developed by the TFT-LCD industry uled placement and connection on a backplane is key manufacturing issue 9
10 Simplified MicroLED Manufacturing Process Flow AM-Plate (xt+yc) Driver IC Mounting Mass-Transfer Micro-LEDs MicroLED Connection EPI Substrate MOCVD Processing µled Testing KGD Generation Laminate : Well developed by the TFT-LCD industry MicroLED EPI substrate and MOCVD processes are not optimized for uled MicroLED functional testing methods are not well developed Mass-transfer tool and processes are not well developed and generally incompatible with other steps Connection technology dependent on specific MicroLED design and assembly method 10
11 Major MicroLED Manufacturing Steps 1. Source Substrate & MOCVD: MicroLED Quality EQE, brightness & color uniformity 2. Functional Test PL or EL? 2. Color Measurement Individual MicroLED or spot measurement? 3. Assembly Technology utilizing high-yield mass-transfer processes 4. Connection Technology Allowing rapid and reliable MicroLED connections 11
12 MicroLED Manufacturing Process Yield MicroLED defect rate must be less than 1/20*#pixels for 95% yield For 4k UHD TV, this is 0.002ppm Post-assembly MicroLED defect rate is calculated as: Where D test = Defect rate of in-process microled test (false positive binning) D sub = Defect rate caused by substrate defects (~ 10ppm) D EPI = Defect rate caused by EPI & LED processing (~ ppm) D assy = Defect rate of mass-transfer/assembly process (depends on method, can be ~ 0) D cnct = Defect rate of connection process (depends on method, can be ~ 0) D = D test (D sub +D EPI ) + D assy + D cnct Overall yield: Y=D pixels 12
13 MicroLED Formation Process 13
14 MicroLED Performance Scaling Challenges Higher efficiency/eqe, yield Need for higher material quality and uniformity Better efficiency at low-injection conditions How to achieve good scaling EQE/uniformity performance? Process (microled device design, lower sidewall recombination) GaN Material Quality (TDD & ABC parameter) 10µm x 10µm (HVPE GaN) ~1 dislocations/pixel 10µm x 10µm (GaN-Sapphire) ~100 dislocations/pixel. Higher Quality GaN can improve EQE, uniformity But Too expensive Maximum 100mm Cannot be scaled => Layer-Transfer engineered substrate technology can help 14
15 Introducing QMAT QMAT Inc., Santa Clara, CA USA Maker of III-V engineered substrates GaN and GaAs layer-transfer capability Able to support R&D and substrate manufacturing Licensee and owner of over 100 US patents 15
16 MicroLED Compatible EPI Template (Ex. Beam-Addressed Release Approach) Bright-Field TEM Test and beam release enhancement layers can simplify manufacturing The EPI substrate can become the print head Local, softer LLO process Major reduction in process steps, handling and cost Ablation process supports fast BAR assembly 16
17 MicroLED Compatible EPI Template (Ex. Beam-Addressed Release Approach) LED Device Source Substrate MOCVD processing is fairly standard GaN-GaN growth eliminates sub-processes The EPI substrate can become the print head Substrate is ready for uled fabrication 17
18 QMAT & MicroLEDs QMAT enables higher microled device efficiency, yield and uniformity 1. QMAT Engineered LED-device growth substrates (2 to 8 ) GaN-based substrates Colored LED substrates 2. Higher quality material for enhanced EQE Enhanced uniformity Higher Yield Longer battery life 3. Integrated structures to enhance microled functions Easier microled device removal Design for testability 6 GaAs on Sapphire with Integrated Layers 18
19 MicroLED Performance Sensitive to GaN Quality iphone7/8 (~0.02 A/cm 2 ) VR Goggles iwatch (0.04 A/cm 2 ) 15 Laptop 55 HDTV 100 Projection TV MicroLED Display Battery Life is Key SID 2017 Paper 25-4 (CEA-LETI) 10µm x 10µm (QMAT GaN) ~1 dislocations/pixel. 10µm x 10µm (GaN-Sapphire) ~100 dislocations/pixel Extrapolation Source: Soraa 19
20 MicroLED Performance Sensitive to GaN Quality iphone7/8 (~0.02 A/cm 2 ) VR Goggles iwatch (0.04 A/cm 2 ) 15 Laptop 55 HDTV 100 Projection TV MicroLED Display Battery Life is Key 10µm x 10µm (QMAT GaN) ~1 dislocations/pixel. Brightness Nonuniformity A Parameter Variations Sidewall Recombination 10µm x 10µm (GaN-Sapphire) ~100 dislocations/pixel Extrapolation Source: Soraa 20
21 How QMAT EPI Templates enhance MicroLED manufacturing AM-Plate (xt+yc) Driver IC Mounting Mass-Transfer Micro-LEDs 3 MicroLED Connection EPI Substrate MOCVD Processing 1 µled Testing KGD Generation 2 Laminate 1. Lowers Substrate Cost and EPI Processing 2. Allows design for testability 3. Allows design for enhanced printability 4. Higher manufacturing yield & better display uniformity, higher efficiency/longer battery life 4 21
22 MicroLED Test Process 22
23 Test Options and Strategy Functional test is crucial when MicroLED yield is less than % Blind printing will lower yield to ~0 Need fast EL wafer-level functional test for every microled device Preferably at target injection current density (A/cm 2 ) Binning capable Generate Know Good Die (KGD) file to drive the mass-transfer equipment Can PL work? Slow (~ 30 for 6 ) PL to EL functionality correlation is suspect Color test is also necessary but at what resolution? Propose that spot checking over wafer will be sufficient MicroLED Source Substrate MicroLED Device Matrix (ex. 10um device, 6 => 100M MicroLEDs) PL MicroLED Image (EtaMax) 6 x 6 Color Measurement EL Array MicroLED Functional Test Image (36 measurements, not 100M!) (Tesoro Scientific) Data Courtesy of Tesoro Scientific, Inc. 23
24 < 50µm Lateral Micro-LED Functional Test Example Lateral device with << 50µm emission area Lateral microled Device Micro-LED Functional Test System Support Substrate Emission area MicroLED Array Tesoro Scientific, Inc. Functional Test Image Sub-10µm to mm size LED device test capable All substrate size capable Lateral and vertical devices High-throughput to generate a KGD datafile Testing across range of LED current density Binning, thresholding, yield statistics 24
25 < 50µm Lateral Micro-LED Functional Test Example Lateral device with << 50µm emission area Lateral microled Device Micro-LED Functional Test System Support Substrate Emission area MicroLED Array Tesoro Scientific, Inc. Functional Test Image Data Courtesy of Tesoro Scientific, Inc. 25
26 Lateral Micro-LED Functional Test Example Lateral device with << 50µm emission area Data Courtesy of Tesoro Scientific, Inc. 26
27 KGD Testing Key to High-Yield MicroLED Manufacturing Allows high-yield mass-transfer EPI wafer-level binning, sort and test opportunity Lateral LED example is < 3-4 nines Proves need for KGD production test Data Courtesy of Tesoro Scientific, Inc. Source: Adapted from X-Celeprint 27
28 Why in-process Functional Test If D test is sufficiently low, the overall yield will be dominated by assembly and connection steps These steps are equipment and method dependent and can also be aided by more inspection D = D test (D sub +D EPI ) + D assy + D cnct ~0 28
29 EL vs PL Concurrent PL/EL Measurement PL EL Image PL EL Image Data Courtesy of Tesoro Scientific, Inc. 29
30 EL vs PL First Integrated PL/EL Measurement PL Image EL Image EL testing contains more functional information PL test shows some correlation => certain defects show up in PL and EL More defects detected when measured in EL mode PL shows good, but EL shows non-functional Same for partial microled functionality Data Courtesy of Tesoro Scientific, Inc. 30
31 In-Process Test: Preliminary Learnings In-process test can effectively eliminate the substrate material & microled EPI/microLED process defects But D test must be very low no false positives For 4k UHD: 0.002ppm from 1000ppm means D test < 2ppm EL test can in principle achieve this PL may have too many false positives (high D test ) caused by classes of defects not able to be classified as failures 31
32 MicroLED Mass-Transfer Process 32
33 Pick and Place Technology Older Technology Not Able To Meet Requirements 100M cellphones (HDTV Resolution) 1x10 8 phones x 6x10 6 sub-pixels/phone = 6x10 14 sub-pixels/year (!) Problem 1 (Throughput & Scalability) Using pick and place at 60k uleds/20 seconds & 6000 hrs/year-equipment Need > 9,000 mass-transfer systems (!) Source: X-Celeprint 33
34 Pick and Place Technology Older Technology Not Able To Meet Requirements Problem 2 (Yield/Rework) Blind printing will cause major rework cost and expense No selection of good/bad die Bad die Bad die Adapted from SID 2017 paper
35 Reality Check Making 100 Million µled Cellphones/Year Problem 2 (Yield/Rework) Blind printing will cause major rework cost and expense Need 7 Nines for > 10% yield on 4k UHD. Yield with Test Source: Adapted from X-Celeprint Blind printing just cannot work without major post rework or dual redundancy Better approach is only to transfer Known Good Die (KGD) KGD approaches can theoretically use source substrates with low yields to make 100% good displays 35
36 What does MicroLED manufacturing require? MicroLED manufacturing requires a systems solutions approach Reason is that high-yield microled print methods cannot work without a substrate, EPI and test strategy to support Zero-ppm printing MicroLED manufacturing requires three new key steps for success: 1. High-yield substrate & compatible EPI process supporting testing and printing strategies 2. Wafer-level functional test methods that can generate a KGD (Known Good Die) defect file 3. Fast printing method that use the KGD file for error free Zero ppm printing 36
37 MicroLED Compatible EPI Template (Ex. Beam-Addressed Release Approach) Test Enhancement Layer(s) Source Substrate Target Substrate Transfer Release Layer(s) Test and beam release enhancement layers can simplify manufacturing The EPI substrate can become the print head Local, softer LLO process Major reduction in process steps, handling and cost 37
38 MicroLED Compatible EPI Template (Ex. Beam-Addressed Release Approach) Test Enhancement Layer(s) Beam Source Substrate Target Substrate Transfer Release Layer(s) Test and beam release enhancement layers can simplify manufacturing The EPI substrate can become the print head Local, softer LLO process Major reduction in process steps, handling and cost 38
39 Zero-ppm BAR Mass-Transfer Tool Basic Specifications: KGD driven beam addressing no bad die transferred 100KHz to MHz beam pulsing Method can support > 1B microleds/hour throughput Able to efficiently fabricate cellphones to large TVs 65 4k UHD TACT time (25M sub-pixels): < HD cellphone TACT time (6M sub-pixels): < 1.5 Data Courtesy of Tesoro Scientific, Inc. 39
40 BAR Mass-Transfer Method Pixel Area (Target) µled array (Source) 40
41 BAR Mass-Transfer Method 41
42 BAR Mass-Transfer Method 42
43 BAR Mass-Transfer Method 43
44 BAR Mass-Transfer Method 44
45 MicroLED Interconnect Process 45
46 MicroLED Device Structure Vertical or lateral structure will drive approaches, complexity Placement Accuracy ΔX, ΔY, Δθ at full speed Scalability What works at 50µm+ may not work at sub-10µm Repairability Important for early microled designs but should be designed out Contact Complexity Key Considerations for MicroLED Interconnects 1-side (lateral) vs 2-sided contacting scheme (vertical) Possible need for a secondary assembly system & intermediate transfer plate Can the mass-transfer equipment perform the interconnect directly on the target substrate? If not, a 1:1 type transfer equipment will connect (solder?) the devices with heat (ex. roll-roll masstransfer with heat capability) 46
47 Conclusions How to change this.. To this..? 47
48 Systems Approach to µled Manufacturing All Other Steps are Developed EPI Substrate MicroLED Fabrication High-quality GaN & Internal Layer(s) Testability Printability Enhanced µled performance Design to support test and printing Enhance µled manufacturing & performance MicroLED Functional Test MicroLED Zero-ppm Mass-Transfer MicroLED Interconnect Functional test for Zero-ppm µled manufacturing 100% EL functional test => Generate KGD defect file Spot color measurement Use Zero-ppm print methods Fast (> M µled/hr) Uses KGD defect files Can transfer to final backplane or temporary 1:1 plate Use compatible high-yield interconnect technologies Vertical MicroLED is more scalable May require a 1:1 secondary print system 48
49 Proposed Solution for uled Manufacturing AM-Plate (xt+yc) Driver IC Mounting Mass-Transfer Micro-LEDs MicroLED Connection EPI Substrate MOCVD Processing µled Testing KGD Generation Laminate QMAT Inc. => MicroLED Device Substrate Test & Mass-Transfer Equipment The EPI substrate can become the print head Integrated layers enhance test and mass-transfer New test and mass-transfer technologies make µled massproduction capable Compatible with high-yield interconnect technologies * Photon Dynamics Inc., Microtronic Inc. (representative models only - actual systems in development by other companies) 49
50 Thank You! QMAT, Inc Walsh Ave. Santa Clara, CA (408)
TSV Test. Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea
TSV Test Marc Loranger Director of Test Technologies Nov 11 th 2009, Seoul Korea # Agenda TSV Test Issues Reliability and Burn-in High Frequency Test at Probe (HFTAP) TSV Probing Issues DFT Opportunities
More informationWho will benefit from micro LEDs with new generation GaN-on-Si?
Who will benefit from micro LEDs with new generation GaN-on-Si? Alexander Loesing CMO and co-founder, ALLOS Semiconductors GmbH Taipei, 13th April 2017 Outline Introducing ALLOS GaN-on-Si for (conventional)
More informationMulti-Die Packaging How Ready Are We?
Multi-Die Packaging How Ready Are We? Rich Rice ASE Group April 23 rd, 2015 Agenda ASE Brief Integration Drivers Multi-Chip Packaging 2.5D / 3D / SiP / SiM Design / Co-Design Challenges: an OSAT Perspective
More informationTFT-LCD Technology Introduction
TFT-LCD Technology Introduction Thin film transistor liquid crystal display (TFT-LCD) is a flat panel display one of the most important fields, because of its many advantages, is the only display technology
More informationVertical Circuits. Small Footprint Stacked Die Package and HVM Supply Chain Readiness. November 10, Marc Robinson Vertical Circuits, Inc
Small Footprint Stacked Die Package and HVM Supply Chain Readiness Marc Robinson Vertical Circuits, Inc November 10, 2011 Vertical Circuits Building Blocks for 3D Interconnects Infrastructure Readiness
More informationLine RC Delay and Mobility issue
Line RC Delay and Mobility issue RC delay (Signal line) RC delay becomes a dominant factor above UHD Mobility (TFT) Line signal decay becomes a serious issue! e e e e e e e 0.5 ~ 1.5 um thick Cu lines
More informationKnown-Good-Die (KGD) Wafer-Level Packaging (WLP) Inspection Tutorial
Known-Good-Die (KGD) Wafer-Level Packaging (WLP) Inspection Tutorial Approach to Inspection Wafer inspection process starts with detecting defects and ends with making a decision on what to do with both
More informationHybrid Wafer Testing Probe Card
Chris Sellathamby Scanimetrics Inc. Hybrid Wafer Testing Probe Card June 5, 2007 San Diego, CA USA Overview Existing Issues Contact Damage Challenge Wireless (Non-contact) for Data Contact Probes for Power
More informationQuilt Packaging For Power Electronics
Quilt Packaging For Power Electronics 21 March 2013 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction Quilt Packaging (QP) technology Concept Examples Advantages
More informationAutomating the Rework Process: Technology Advancement Replaces Manual Method
Automating the Rework Process: Technology Advancement Replaces Manual Method Bert Kelley, Technical Specialist Orbotech, Inc. Billerica, MA Abstract Automated Optical Rework (AOR) is a new method of reworking
More informationPSMC Roadmap For Integrated Photonics Manufacturing
PSMC Roadmap For Integrated Photonics Manufacturing Richard Otte Promex Industries Inc. Santa Clara California For the Photonics Systems Manufacturing Consortium April 21, 2016 Meeting the Grand Challenges
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION Rapid advances in integrated circuit technology have made it possible to fabricate digital circuits with large number of devices on a single chip. The advantages of integrated circuits
More informationMACHINE VISION FOR SMARTPHONES. Essential machine vision camera requirements to fulfill the needs of our society
MACHINE VISION FOR SMARTPHONES Essential machine vision camera requirements to fulfill the needs of our society INTRODUCTION With changes in our society, there is an increased demand in stateof-the art
More information1 INTRODUCTION. Solder paste deposits on grid array of soldering pads. SPI system integration in a PCB assembly production line
1 INTRODUCTION Test Research Inc. (TRI) designs, manufactures and markets precision test equipment for the world s leading electronics manufacturing service (EMS) companies. Product lines include Automated
More informationPower Matters. TM. Why Embedded Die? Piers Tremlett Microsemi 22/9/ Microsemi Corporation. Company Proprietary 1
Power Matters. TM Why Embedded Die? Piers Tremlett Microsemi 22/9/16 1 Introduction This presentation: Outlines our journey to make miniaturised SiP modules Compares : Embedded Die Technology (EDT) With
More informationTotal Inspection Solutions Ensuring Known-Good 3DIC Package. Nevo Laron, Camtek USA, Santa Clara, CA
Total Inspection Solutions Ensuring Known-Good 3DIC Package Nevo Laron, Camtek USA, Santa Clara, CA Density Packaging Trends vs. Defect Costs Functionality Package Yield 3DIC yield statistics 101 1.00
More informationBringing a new flexible display technology into mass production. Chuck Milligan CEO, FlexEnable
Bringing a new flexible display technology into mass production Chuck Milligan CEO, FlexEnable Years of development and investment have made FlexEnable the clear leader in Plastic Large-area Electronics
More informationMaximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing. Elvino da Silveira
Maximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing Elvino da Silveira Agenda Introductions & Trends Consumer products driving AMOLED Adoption! Lithography Challenges Devices
More informationBRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY
BRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY Semiconductor Link Processing & Ultra-Thin Semi Wafer Dicing Louis Vintro VP & General Manager, Semiconductor Products Division Semiconductor Link Processing
More informationInspection of imprint templates Sematech Lithography Workshop May, 2008
Inspection of imprint templates Sematech Lithography Workshop May, 2008 Mark McCord, Tony DiBiase, Bo Magyulan Ian McMackin*, Joe Perez*, Doug Resnick* * Outline Electron beam inspection of templates Optical
More informationFlexible Organic LCD: From lab to fab to the next wave of products
IoT Wearables Flexible Organic LCD: From lab to fab to the next wave of products Dr Paul Cain Strategy Director, FlexEnable 3 November 2017 Cambridge, UK Sensors Displays Conference www.cir-strategy.com/events
More informationSWIR Vision Systems Acuros TM CQD TM SWIR Cameras. November 2018 SWIR VISION SYSTEM
SWIR Vision Systems Acuros TM CQD TM SWIR Cameras November 2018 SWIR VISION SYSTEM Introducing Quantum Dots for short-wave IR imaging! Acuros TM CQD TM films turn silicon ICs into infrared sensors Encapsulant
More informationAll Programmable: from Silicon to System
All Programmable: from Silicon to System Ivo Bolsens, Senior Vice President & CTO Page 1 Moore s Law: The Technology Pipeline Page 2 Industry Debates Variability Page 3 Industry Debates on Cost Page 4
More informationQuilt Packaging Microchip Interconnect Technology
Quilt Packaging Microchip Interconnect Technology 18 November 2012 Jason M. Kulick President, Co-Founder Indiana Integrated Circuits, LLC Overview Introduction to IIC Quilt Packaging (QP) Concept Electrical
More informationBurn-in & Test Socket Workshop
Burn-in & Test Socket Workshop IEEE March 4-7, 2001 Hilton Mesa Pavilion Hotel Mesa, Arizona IEEE COMPUTER SOCIETY Sponsored By The IEEE Computer Society Test Technology Technical Council COPYRIGHT NOTICE
More informationSolving Integration Challenges for Flexible Hybrid Electronics
Solving Integration Challenges for Flexible Hybrid Electronics Nano for Defense Conference November 17, 2015 Approved for Public Release What are Flexible Hybrid Electronics? Printed Electronics Low Cost,
More informationMaximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing. Elvino da Silveira
Maximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing Elvino da Silveira Agenda Introductions & Trends Consumer products driving AMOLED Adoption! Lithography Challenges Devices
More informationHigh Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs
Open-Silicon.com 490 N. McCarthy Blvd, #220 Milpitas, CA 95035 408-240-5700 HQ High Volume Manufacturing Supply Chain Ecosystem for 2.5D HBM2 ASIC SiPs Open-Silicon Asim Salim VP Mfg. Operations 20+ experience
More informationSOITEC REPORTS FY 17 THIRD QUARTER REVENUES
SOITEC REPORTS FY 17 THIRD QUARTER REVENUES Q3 17 revenues reached 63.1m, up 5% at constant ex rates compared with Q3 16 Continued growth in Communication & Power 200-mm wafer sales 300-mm wafer sales
More informationChapter 1 Introduction
Chapter 1 Introduction 1.1 MOTIVATION 1.1.1 LCD Industry and LTPS Technology [1], [2] The liquid-crystal display (LCD) industry has shown rapid growth in five market areas, namely, notebook computers,
More informationDefect Inspection of Liquid-Crystal-Display (LCD) Panels in Repetitive Pattern Images Using 2D Fourier Image Reconstruction
Defect Inspection of Liquid-Crystal-Display (LCD) Panels in Repetitive Pattern Images Using D Fourier Image Reconstruction Du-Ming Tsai, and Yan-Hsin Tseng Department of Industrial Engineering and Management
More informationFrom 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved
From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon Agenda Introduction 2,5D: Silicon Interposer 3DIC: Wide I/O Memory-On-Logic 3D Packaging: X-Ray sensor Conclusion
More informationDispensing Applications and Methods. August, 2014 Mani Ahmadi, Director of Technical Services Nordson, Advanced Technology Systems
Dispensing Applications and Methods August, 2014 Mani Ahmadi, Director of Technical Services Nordson, Advanced Technology Systems 1 August 2014 Agenda Introduction Dispensing method and technologies for
More informationIC Testing and Development in Semiconductor Area
IC Testing and Development in Semiconductor Area Prepare by Lee Zhang, 2004 Outline 1. Electronic Industry Development 2. Semiconductor Industry Development 4Electronic Industry Development Electronic
More informationPackaging for parallel optical interconnects with on-chip optical access
Packaging for parallel optical interconnects with on-chip optical access I. INTRODUCTION Parallel optical interconnects requires the integration of lasers and detectors directly on the CMOS chip. In the
More informationFHE Integration & Manufacturing for Killer Apps
FHE Integration & Manufacturing for Killer Apps Nov. 18, 2015 Doug Hackler Introduction Small Business Privately Held Founded Nov. 2001 Member: New Boise, Idaho Facility Headquarters and manufacturing
More informationFuture Trends One Mann s Opinion
Future Trends One Mann s Opinion Bill Mann General Chair - SWTW Southwest Test Workshop Newport Beach, CA 92663 949-645-3294 william.mann@ieee.org Future Trends One Mann s Opinion Relative Reduction in
More informationPower dissipation! The VLSI Interconnect Challenge. Interconnect is the crux of the problem. Interconnect is the crux of the problem.
The VLSI Interconnect Challenge Avinoam Kolodny Electrical Engineering Department Technion Israel Institute of Technology VLSI Challenges System complexity Performance Tolerance to digital noise and faults
More informationBeyond Chip Stacking---Quilt Packaging Enabled 3D Systems
Beyond Chip Stacking---Quilt Packaging Enabled 3D Systems Jason Kulick, President & Co-Founder jason.kulick@indianaic.com 574-217-4612 (South Bend, IN) May 3, 2016 2016 New England IMAPS Symposium Presentation
More informationAbout the Instructor
About the Instructor Kwang-Ting (Tim) Cheng PhD, 1988, Univ. of California, Berkeley 1988-1993: AT&T Bell Labs 1993-Present: Professor, Dept. of ECE, Univ. of California, Santa Barbara 1999-2002: Director,
More informationProgramming Matters. MLC NAND Reliability and Best Practices for Data Retention. Data I/O Corporation. Anthony Ambrose President & CEO
Programming Matters MLC NAND Reliability and Best Practices for Data Retention Data I/O Corporation Anthony Ambrose President & CEO Flash Memory Summit 2013 Santa Clara, CA 1 Executive Summary As Process
More informationCompany Presentation. September 2010
Company Presentation September 2010 2 Safe Harbor Notice E Ink Holdings statement of its current expectations are forward-looking statements subject to significant risks and uncertainties. Actual results
More informationIntroduction. In-Situ Metrology for Veeco k465i GaN MOCVD WHAT BLUE BANDIT PROVIDES IN REAL-TIME: k-space Associates, Inc.
O C T O B E R 2 0 1 2 k-space Associates, Inc. WHAT BLUE BANDIT PROVIDES IN REAL-TIME: Direct, True GaN Film Temperature During InGaN MQW Growth Direct, Auto- Calibrated Wafer Carrier and Wafer Pocket
More informationMoving Forward with the IPI Photonics Roadmap
Moving Forward with the IPI Photonics Roadmap TWG Chairs: Rich Grzybowski, Corning (acting) Rick Clayton, Clayton Associates Integration, Packaging & Interconnection: How does the chip get to the outside
More informationAPPLICATIONS KEY FEATURES. High-speed intensified Camera Attachment
HiCATT High-speed intensified Camera Attachment The HiCATT is an intensified camera attachment specifically designed for use in combination with high-speed cameras. It can be used to amplify low light
More informationCold Cutting or Laser Dissociation Uses Eximer (UV) lasers to cut without melting UV photons ev Enough energy to break organic molecular
Cold Cutting or Laser Dissociation Uses Eximer (UV) lasers to cut without melting UV photons 3.5-7.9 ev Enough energy to break organic molecular bonds eg C=H bond 3.5 ev Causes material to fall apart Does
More informationThere is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous parts to build complex systems.
Direct Connection and Testing of TSV and Microbump Devices using NanoPierce Contactor for 3D-IC Integration There is a paradigm shift in semiconductor industry towards 2.5D and 3D integration of heterogeneous
More informationApplication Development for Flexible Hybrid Printed Electronics
Application Development for Flexible Hybrid Printed Electronics Lok Boon Keng, Yusoff Bin Ismail, Joseph Chen Sihan, Cheng Ge, Ronnie Teo Large Area Processing Programme Emerging Application Division Outline
More informationAn integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping
An integrated solution for KGD: At-speed wafer-level testing and full-contact wafer-level burn-in after flip chip bumping Yuan-Ping Tseng/ An-Hong Liu TD center ChipMOS Technologies Inc. June 5, 2001 1
More informationEpigap FAQs Part packges and form factors typical LED packages
3. packges and form factors 3.1. typical LED packages Radiation from LEDs is generated by a semiconductor chip mounted in a package. LEDs are available in a variety of designs significantly influencing
More informationECE 261: Full Custom VLSI Design
ECE 261: Full Custom VLSI Design Prof. James Morizio Dept. Electrical and Computer Engineering Hudson Hall Ph: 201-7759 E-mail: jmorizio@ee.duke.edu URL: http://www.ee.duke.edu/~jmorizio Course URL: http://www.ee.duke.edu/~jmorizio/ece261/261.html
More informationBuses, Video, and Upgrades
Unit 9 Buses, Video, and Upgrades Copyright 2005 Heathkit Company, Inc. All rights reserved. CPU Parallel Port Memory Keyboard Controller Video Adapter The Data Bus System Controller 2 CPU Memory Keyboard
More informationECP Embedded Component Packaging Technology
ECP Embedded Component Packaging Technology A.Kriechbaum, H.Stahr, M.Biribauer, N.Haslebner, M.Morianz, M.Beesley AT&S Austria Technologie und Systemtechnik AG Abstract The packaging market has undergone
More informationIn-situ metrology for pad surface monitoring in CMP
Application note In-situ metrology for pad surface monitoring in CMP The CMP process Chemical Mechanical Planarization (CMP) is one of the most critical processes in the semiconductor, hard disk and LED
More informationMicron Level Placement Accuracy for Wafer Scale Packaging of P-Side Down Lasers in Optoelectronic Products
Micron Level Placement Accuracy for Wafer Scale Packaging of P-Side Down Lasers in Optoelectronic Products Daniel D. Evans, Jr. and Zeger Bok Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad,
More information3D Integration & Packaging Challenges with through-silicon-vias (TSV)
NSF Workshop 2/02/2012 3D Integration & Packaging Challenges with through-silicon-vias (TSV) Dr John U. Knickerbocker IBM - T.J. Watson Research, New York, USA Substrate IBM Research Acknowledgements IBM
More informationPanel Discussion Chair: Michael Huebner
Panel Discussion Chair: Michael Huebner FormFactor Inc. Panel members Panel Discussion Mark Ojeda (Spansion/Cypress) Panel: I/II Rey Rincon (Freescale) Panel: II Al Wegleitner (TI) Panel: I/II Clark Liu
More informationChallenges of Integration of Complex FHE Systems. Nancy Stoffel GE Global Research
Challenges of Integration of Complex FHE Systems Nancy Stoffel GE Global Research Products drive requirements to sub-systems, components and electronics GE PRODUCTS CTQs: SWaP, $$, operating environment,
More informationOpto Plus LED Corp x 8 Dot Matrix LED Display OPD-M58810LB-GW OPD-M58811LB-GW
EDIT HISTORY Version A : Nov. 21, 2013 Preliminary Spec. Version B: Sep. 16, 2015 Add package dimensions. Manufacture Examination Approving 1 FEATURES 2.30 inch (58.34 mm) Matrix Height. Stackable vertically
More informationImplementation of Automated Equipment Monitoring in a Highly Flexible Semiconductor Production Line. Semicon 2012, Dresden TechARENA
Implementation of Automated Equipment Monitoring in a Highly Flexible Semiconductor Production Line Semicon 2012, Dresden TechARENA Günter Leditzky October, 10th, 2012 ams AG Agenda ams AG Overview Focus
More informationECE 486/586. Computer Architecture. Lecture # 2
ECE 486/586 Computer Architecture Lecture # 2 Spring 2015 Portland State University Recap of Last Lecture Old view of computer architecture: Instruction Set Architecture (ISA) design Real computer architecture:
More informationTesting Principle Verification Testing
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Test Process and Test Equipment Overview Objective Types of testing Verification testing Characterization testing Manufacturing testing Acceptance
More informationMonolithic 3D Integration using Standard Fab & Standard Transistors. Zvi Or-Bach CEO MonolithIC 3D Inc.
Monolithic 3D Integration using Standard Fab & Standard Transistors Zvi Or-Bach CEO MonolithIC 3D Inc. 3D Integration Through Silicon Via ( TSV ), Monolithic Increase integration Reduce interconnect total
More informationSEMICONDUCTOR. fab equipment
SEMICONDUCTOR fab equipment BEFORE, GROWTH IN THE ELECTRONICS MARKET WAS DRIVEN BY THE INCREASING USE OF COMPUTERS Silicon-based microprocessor 6 TODAY, IT IS BEING LED BY THREE MAIN FACTORS MOBILE COMMUNICATIONS
More informationComparison of Singulation Techniques
Comparison of Singulation Techniques Electronic Packaging Society, Silicon Valley Chapter Sept. 28, 2017 ANNETTE TENG Sept 28, 2017 1 Definition of Singulation 9/28/2017 Annetteteng@promex-ind.com 2 www.cpmt.org/scv
More informationThe following proprietary core technologies make FUJIFILM Dimatix piezoelectric inkjet products distinctive:
Overview Company Backgrounder- May 2012 FUJIFILM Dimatix, Inc., a wholly owned subsidiary of FUJIFILM Corporation and the world s leading supplier of piezoelectric drop-on-demand inkjet products used for
More informationiphone 5 and iphone 7 (April 14 and 17, 2017) iphone 5 WiFi module iphone 7 battery application processors wafer level packaging 3D NAND
iphone 5 and iphone 7 (April 14 and 17, 2017) iphone 5 WiFi module iphone 7 battery application processors wafer level packaging 3D NAND 1 iphone 5 2 WiFi Front End in iphone 5 3 Broadcom BCM4334 inside
More informationTHERMAL EXPLORATION AND SIGN-OFF ANALYSIS FOR ADVANCED 3D INTEGRATION
THERMAL EXPLORATION AND SIGN-OFF ANALYSIS FOR ADVANCED 3D INTEGRATION Cristiano Santos 1, Pascal Vivet 1, Lee Wang 2, Michael White 2, Alexandre Arriordaz 3 DAC Designer Track 2017 Pascal Vivet Jun/2017
More informationMaterial technology enhances the density and the productivity of the package
Material technology enhances the density and the productivity of the package May 31, 2018 Toshihisa Nonaka, Ph D. Packaging Solution Center Advanced Performance Materials Business Headquarter Hitachi Chemical
More informationXilinx SSI Technology Concept to Silicon Development Overview
Xilinx SSI Technology Concept to Silicon Development Overview Shankar Lakka Aug 27 th, 2012 Agenda Economic Drivers and Technical Challenges Xilinx SSI Technology, Power, Performance SSI Development Overview
More informationAutomated SEM Offset Using Programmed Defects
Automated SEM Offset Using Programmed Defects Oliver D. Patterson, Andrew Stamper IBM Semiconductor Research and Development Center 2070 Route 52, Mail Stop: 46H Hopewell Junction, NY 12533 USA Roland
More informationBest Engineering Practice to Extend the Free Air-Cooling Limit in Tablet Hand Held Devices AMD TFE 2011
Best Engineering Practice to Extend the Free Air-Cooling Limit in Tablet Hand Held Devices AMD TFE 2011 Gamal Refai-Ahmed, Ph.D, AMD Fellow Guy Wagner, Director - Electronic Cooling Solutions William Maltz,
More informationAdvanced CSP & Turnkey Solutions. Fumio Ohyama Tera Probe, Inc.
Advanced CSP & Turnkey Solutions Fumio Ohyama Tera Probe, Inc. Tera Probe - Corporate Overview 1. Company : Tera Probe, Inc. 2. Founded : August, 2005 3. Capital : Approx. USD118.2 million (as of March
More informationNanoScale Storage Systems Inc.
NanoScale Storage Systems Inc. NanoTechnology for Hard Disk Drives Joe Straub 7100 Nanjemoy CT Falls Church VA 22046-3851 Phone: +1-703-241-0882 FAX: +1-703-241-0735 E-mail: joseph.straub@verizon.net Presented
More informationDFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group
I N V E N T I V E DFT-3D: What it means to Design For 3DIC Test? Sanjiv Taneja Vice President, R&D Silicon Realization Group Moore s Law & More : Tall And Thin More than Moore: Diversification Moore s
More informationManual. Infrared cameras. Contour M
Manual Infrared cameras Contour M Content Content... 2 Safety requirements... 3 About... 4 Operation... 5 The Maintenance instruction... 7 Spectral sensitivity... 7 Power density... 8 Technical information...
More information============================================================ ============================================================
============================================================ ============================================================ SCT HANDHELD INFRARED THERMOMETERS Handheld The Models SCT620, SCT622, SCT623 are
More informationRevolutionary High Performance Interconnect Which Maximizes Signal Density
Revolutionary High Performance Interconnect Which Maximizes Signal Density Tom Cohen and Gautam Patel Teradyne Connection Systems 44 Simon St. Nashua, New Hampshire 03060 Phone: 603-791-3383, 603-791-3164
More informationECE 637 Integrated VLSI Circuits. Introduction. Introduction EE141
ECE 637 Integrated VLSI Circuits Introduction EE141 1 Introduction Course Details Instructor Mohab Anis; manis@vlsi.uwaterloo.ca Text Digital Integrated Circuits, Jan Rabaey, Prentice Hall, 2 nd edition
More informationSetting the Test Standard for Tomorrow. Nasdaq: AEHR
Setting the Test Standard for Tomorrow Nasdaq: AEHR Forward Looking Statements This presentation contains forward-looking statements that involve risks and uncertainties relating to projections regarding
More informationCATALOGUE INFRARED VIEWERS AND CAMERAS 2017
CATALOGUE INFRARED VIEWERS AND CAMERAS 2017 Wider spectral range IR viewers and cameras Content Spectral sensitivity... 26 Power density... 26 Content... 5 Technical information... 27 What s in the box?...
More informationBringing 3D Integration to Packaging Mainstream
Bringing 3D Integration to Packaging Mainstream Enabling a Microelectronic World MEPTEC Nov 2012 Choon Lee Technology HQ, Amkor Highlighted TSV in Packaging TSMC reveals plan for 3DIC design based on silicon
More informationFunctional Testing of 0.3mm pitch Wafer Level Packages to Multi- GHz Speed made possible by Innovative Socket Technology
Functional Testing of 0.3mm pitch Wafer Level Packages to Multi- GHz Speed made possible by Innovative Socket Technology Ila Pal - Ironwood Electronics Introduction Today s electronic packages have high
More informationTracker Optical Link Upgrade Options and Plans
Tracker Optical Link Upgrade Options and Plans K.K. Gan The Ohio State University July 19, 2005 K.K. Gan ATLAS Tracker Upgrade Workshop 1 Outline current pixel/strip opto-links lessons learned upgrade
More informationDisplay Technologies. Advanced Glass: Advancing Touch Capable and Thinner Displays. Dr. Kevin Long
Display Technologies Advanced Glass: Advancing Touch Capable and Thinner Displays Dr. Kevin Long Manager, Business Development, Asia Commercial Technology & Manager, Beijing Analytical Lab June 28, 2012
More informationInnovative 3D Structures Utilizing Wafer Level Fan-Out Technology
Innovative 3D Structures Utilizing Wafer Level Fan-Out Technology JinYoung Khim #, Curtis Zwenger *, YoonJoo Khim #, SeWoong Cha #, SeungJae Lee #, JinHan Kim # # Amkor Technology Korea 280-8, 2-ga, Sungsu-dong,
More informationHigh Throughput Maskless Lithography
High Throughput Maskless Lithography Sokudo lithography breakfast forum July 14 th 2010 Bert Jan Kampherbeek, VP Market Development and co-founder Agenda MAPPER s Objective MAPPER s Status MAPPER s Roadmap
More information3D SoC and Heterogeneous Integrations
3D SoC and Heterogeneous Integrations Content Introduction ST positioning Why 3D-Integration? CMOS Imager Sensor: the TSV success story! 3D SOC technology & applications Via Middle FE integrations Back-side
More informationWafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008
Wafer Level Packaging The Promise Evolves Dr. Thomas Di Stefano Centipede Systems, Inc. IWLPC 2008 / DEVICE 1.E+03 1.E+02 1.E+01 1.E+00 1.E-01 1.E-02 1.E-03 1.E-04 1.E-05 1.E-06 1.E-07 Productivity Gains
More information9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :
9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr May 2011 - Version 2 Written by: Sylvain HALLEREAU DISCLAIMER
More informationPUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES
PUSHING THE LIMITS, A PERSPECTIVE ON ROUTER ARCHITECTURE CHALLENGES Greg Hankins APRICOT 2012 2012 Brocade Communications Systems, Inc. 2012/02/28 Lookup Capacity and Forwarding
More informationMicrofluidics Santa Clara, California U.S.A. October 17, 2012
Microfluidics Santa Clara, California U.S.A. October 17, 2012 Drop-on-demand inkjet technology with picoliter drop size ejection for materials deposition, precision dosing and aerosol generation Mar$n
More informationLaser Applications for Photovoltaics Crystalline and Thin Film Technologies
LASERS & MATERIAL PROCESSING I OPTICAL SYSTEMS I INDUSTRIAL METROLOGY I TRAFFIC SOLUTIONS I DEFENSE & CIVIL SYSTEMS Laser Applications for Photovoltaics Crystalline and Thin Film Technologies Back contact
More informationMicronic Mydata Q1, Peter Uddfors, President and CEO Carl-Johan Blomberg, CFO 28 April, 2011
Micronic Mydata Q1, 2011 Peter Uddfors, President and CEO Carl-Johan Blomberg, CFO 28 April, 2011 Agenda Brief company presentation Key figures Q1, 2011 Market information Outlook Page 2 Micronic Mydata
More informationApplications of adaptive optics in femtosecond laser material processing
Applications of adaptive optics in femtosecond laser material processing STFC / Photonics KTN - Laser Applications of Adaptive Optics Professor Derryck T. Reid Ultrafast Optics Group School of Engineering
More informationUsing Superpowers for Hardware Reverse Engineering. Joe Grand Grand Idea Studio, Inc.
Using Superpowers for Hardware Reverse Engineering Joe Grand (@joegrand) Grand Idea Studio, Inc. Superpowers* Aren't Just for Superheroes! Laser Acoustic X-Ray (2D/3D) Subset of work from my DARPA CFT
More informationI N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0
I N T E R C O N N E C T A P P L I C A T I O N N O T E STEP-Z Connector Routing Report # 26GC001-1 February 20, 2006 v1.0 STEP-Z CONNECTOR FAMILY Copyright 2006 Tyco Electronics Corporation, Harrisburg,
More informationGraphics Hardware and Display Devices
Graphics Hardware and Display Devices CSE328 Lectures Graphics/Visualization Hardware Many graphics/visualization algorithms can be implemented efficiently and inexpensively in hardware Facilitates interactive
More informationSolder Reflow Guide for Surface Mount Devices Technical Note
Solder Reflow Guide for Surface Mount Devices FPGA-TN-02041 Version 3.8 November 2017 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Reflow... 4 3. Inspection... 4 4. Cleaning Recommendations...
More informationAT&S Company. Presentation. 3D Component Packaging. in Organic Substrate. Embedded Component. Mark Beesley IPC Apex 2012, San Diego.
3D Component Packaging AT&S Company in Organic Substrate Presentation Embedded Component Mark Beesley IPC Apex 2012, San Diego www.ats.net Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13
More information