Designing Multi-Channel, Real-Time Video Processors with Zynq All Programmable SoC Hyuk Kim Embedded Specialist Jun, 2014
|
|
|
- Philip Fields
- 5 years ago
- Views:
Transcription
1 Designing Multi-Channel, Real-Time Video Processors with Zynq All Programmable SoC Hyuk Kim Embedded Specialist Jun, 2014
2 Broadcast & Pro A/V Landscape Xilinx Smarter Vision in action across the entire broadcast chain! Page 2
3 Industry Trends 4K UHD HEVC IP Studio Page 3
4 Smarter Vision Platform Development Real Time Analytics Intelligent Transport Immersive Display Camera Platform Video over IP Platform Display Platform Page 4
5 Xilinx Real Time Video Engine Real Time Video Engine Scaling, Deinterlacing, OSD RTVE 21 up to 8 HD channels RTVE 30 up to 4K Linux O/S Reference Design for Immersive Displays Page 5
6 What Is the Real Time Video Engine (RTVE)? Deinterlacing Scaling Overlay RTVE Offers a Typical Video Processing Pipeline Page 6
7 RTVE Target s Broadcast Consumer Automotive A&D ISM Pro Monitors Multiviewers Digital Cinema Digital Signage High End TVs Projectors Entertainment Surround view Simulation Medical Surveillance RTVE Targets Virtually Anything with a Display! Page 7
8 OmniTek FPGA design services, IP cores, development kits Video specialist: Broadcast, Medical, Industrial, Defense Products division: Test & Measurement Alliance Partner: Xilinx Certification Developed Xilinx IP and reference designs Xilinx Partner Collaboration Award 2012 Queen s Award for technology UK SMART Award ISO 9001 Quality Certification
9 OmniTek OZ745 Video Development Kit 1Gb Ethernet & USB x2 HDMI In & Out SD Card Slot Component In SFP+ 2GB x 64-bit DDR3 PL 512MB x 32-bit DDR3 PS Xilinx Zynq-7045 AP SoC SD/HD/3G-SDI In & Out HPC FMC
10 Zynq-7000 All Programmable SoC Block Diagram Processing System I/O MUX SPI I2C CAN UART GPIO SDIO USB GigE XADC Static Memory Controller AMBA Switches NEON / FPU Engine MI O Cortex -A9 MPCore AMBA Switches Dynamic Memory Controller AMBA Switches NEON / FPU Engine Cortex -A9 MPCore Programmable Logic PCIe Multi-Standards I/Os (33V & 18V) Multi-Standards I/Os (33V & 18V) Multi Gigabit Transceivers Page 10
11 RTVE 21 for Multichannel HD on OZ745 Real Time Video Engine Reference Design Page 11
12 RTVE 21: Video Formats Supported Input Formats 8 or 10 bits per pixel YUV or RGB color spaces 4:2:2 or 4:4:4 packing Frame rates from 2398Hz to 60Hz Interlaced, PsF or progressive Video resolutions, 128x128 to 2048x1080 or 1920x1200 SD formats are 480i, 480p, 576i, 576p HD formats are 720p, 1080i, 1080p Digital Cinema 2K x 1080 All PC resolutions up to 1920 x 1200 Output Formats 8 or 10 bits per pixel YUV or RGB colour spaces 4:4:4 packing Frame rates from 2398Hz to 60Hz Progressive Video resolutions, 128x128 to 2048 x 1080 or 1920 x 1200 SD formats are 480p, 576p HD formats are 720p, 1080p Digital Cinema 2K x 1080 All Typical Video Formats Supported Page 12
13 OmniTek Scalable Video Processor (OSVP 10) IP Core from OmniTek RGB or YUV 4:2:2 or 4:4:4 AXI-4 Stream Video Chroma Upsampler x N Channels Colour Space Converter Deinterlacer AXI-4 Memory Interface (to AXI MIG via AXI interconnect) Crop Resizer Frame Sync OSD Output Output Video Timing RGB or YUV 4:4:4 AXI-4 Stream Video RGB 4:4:4 AXI-4 Stream Video AXI-Lite CPU Interface Built-in Multiport Video DMA to Allow Full Scalability Page 13
14 Web Server GUI for RTVE Page 14
15 RTVE 21 Deliverables SD Image QT Libraries QT Web Client QT Demo App oz745_eval Bitstream Linux Frame Buffer Driver SD Image i2ctools gpio scripts initsh Post Linux Boot Start Up Setup Scripts DHCP, i2c, GPIO, RTC Linux Kernel RTVE Bitsream OSVP Library OmniTek API Library Drivers ADV7511 Driver/ bootbin oz745_fsblelf First Stage Boot Loader u-bootelf devicetreedtb Page #
16 RTVE 21 Evaluation Deliverables QT Library Build Script QT Web Client QT Demo App QT Libraries QT Web Client QT Demo App oz745_eval Bitstream Linux Frame Buffer Driver SD Image i2ctools gpio scripts initsh Post Linux Boot Start Up Setup Scripts DHCP, i2c, GPIO, RTC Linux Kernel RTVE Bitsream OSVP Library OmniTek API Library Drivers ADV7511 Driver/ RTVE RTVE EDK Encrypted Source OSVP 2 or 4 Encrypted Netlist + Timeout OmniTek API bootbin oz745_fsblelf First Stage Boot Loader u-bootelf devicetreedtb ADV7511 Driver/App
17 RTVE 21 Standard Deliverables QT Library Build Script QT Web Client QT Demo App Linux Frame Buffer Driver RTVE Testbench Encrypted Source QT Libraries QT Web Client QT Demo App oz745_eval Bitstream Linux Frame Buffer Driver bootbin oz745_fsblelf First Stage Boot Loader SD Image i2ctools gpio scripts initsh Post Linux Boot Start Up Setup Scripts DHCP, i2c, GPIO, RTC Linux Kernel u-bootelf RTVE Bitsream OSVP Library OmniTek API Library Drivers ADV7511 Driver/ devicetreedtb RTVE RTVE EDK Encrypted Source OSVP 2 or 4 Encrypted Netlist + No Timeout OmniTek API ADV7511 Driver/App
18 RTVE 21 Full Deliverables QT Library Build Script QT Web Client QT Demo App Linux Frame Buffer Driver RTVE Testbench QT Libraries QT Web Client QT Demo App oz745_eval Bitstream Linux Frame Buffer Driver bootbin oz745_fsblelf First Stage Boot Loader SD Image i2ctools gpio scripts initsh Post Linux Boot Start Up Setup Scripts DHCP, i2c, GPIO, RTC Linux Kernel u-bootelf RTVE Bitsream OSVP Library OmniTek API Library Drivers ADV7511 Driver/ devicetreedtb RTVE RTVE EDK Encrypted Source OSVP 2 or 4 Encrypted Netlist No Timeout OSVP Library OmniTek API ADV7511 Driver/App
19 Now Available RTVE 21 Hardware Platforms OmniTek OZ745 Device-locked Vivado OmniTek Scalable Video Processor From OmniTektv: SD Image OZ745 BSP OSVP docs & collateral Datasheet User s guide OSVP Licensing RTVE 21 Reference Design From Xilinxcom: XAPP Evaluation Lounge OmniTek Ref Design Evaluation Bitstream Demos Available Please Contact Your Local Xilinx Sales Office Page 19
20 OSVP 20 for 4K UHD on OZ745 New features in OSVP 20 4K up/down re-size support 6-axis Color Correction Enhanced De-interlacer Progressive to Interlace Noise Reduction Gaussian filter Cross Fades Image Sharpening Multiple Overlays Pre- and post-scaler Cropping Smooth animated transitions Programmable Chroma up-sampler Further video standard support, inc 3D Page 20
21 Coming Soon! RTVE 30 for 4K SDI OSVP 20 Stream Combiner SDI HDMI 14 HDMI 20 Crosspoint OSVP 20 Crosspoint HDMI 14 HDMI 20 DP 12 Crosspoint DP 12 6G SDI 6G SDI
22 4K Support With 6G-SDI & DisplayPort 12 FMC
23 Real-Time Video Engine 30 Page 24
24 Xilinx Real Time Video Engine Xilinx Reference Design based on OmniTek OSVP Core Based on OZ745 hardware platform targeting Zynq-7000 AP SoC Supports up to 8 channels of uncompressed HD processing Short roadmap to 4K processing for Immersive Displays Dramatically shortens time-to-market Optimized for performance and device resource Based on AXI infrastructure for ease of integration Tailored through turn-key design services from OmniTek Let s You Focus on Your Value-add and Differentiation Page #
25 Take the Next Step Check out the Smarter Vision web site: wwwxilinxcom/smartervision Contact your local Xilinx or Distributor sales office: wwwxilinxcom/company/contact/indexhtm Page 26
MYC-C7Z010/20 CPU Module
MYC-C7Z010/20 CPU Module - 667MHz Xilinx XC7Z010/20 Dual-core ARM Cortex-A9 Processor with Xilinx 7-series FPGA logic - 1GB DDR3 SDRAM (2 x 512MB, 32-bit), 4GB emmc, 32MB QSPI Flash - On-board Gigabit
MYD-C7Z010/20 Development Board
MYD-C7Z010/20 Development Board MYC-C7Z010/20 CPU Module as Controller Board Two 0.8mm pitch 140-pin Connectors for Board-to-Board Connections 667MHz Xilinx XC7Z010/20 Dual-core ARM Cortex-A9 Processor
Copyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
Design Choices for FPGA-based SoCs When Adding a SATA Storage }
U4 U7 U7 Q D U5 Q D Design Choices for FPGA-based SoCs When Adding a SATA Storage } Lorenz Kolb & Endric Schubert, Missing Link Electronics Rudolf Usselmann, ASICS World Services Motivation for SATA Storage
Zynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC
Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC Topics Hardware advantages of ZYNQ UltraScale+ MPSoC Software stacks of MPSoC Target reference design introduction Details about one Design
UltraZed -EV Starter Kit Getting Started Version 1.3
UltraZed -EV Starter Kit Getting Started Version 1.3 Page 1 Copyright 2018 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property of
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
RAIN SDR Quick Start Manual RAIN SDR. Quick Start Manual
RAIN SDR Quick Start Manual The following table RAIN shows SDR the Quick revision Start history Manual Revision History The following table shows the revision history for this document.change bars indicate
Parallella Linux - quickstart guide. Antmicro Ltd
Parallella Linux - quickstart guide Antmicro Ltd June 13, 2016 Contents 1 Introduction 1 1.1 Xilinx tools.......................................... 1 1.2 Version information.....................................
Zynq Architecture, PS (ARM) and PL
, PS (ARM) and PL Joint ICTP-IAEA School on Hybrid Reconfigurable Devices for Scientific Instrumentation Trieste, 1-5 June 2015 Fernando Rincón Fernando.rincon@uclm.es 1 Contents Zynq All Programmable
Spartan-6 & Virtex-6 FPGA Connectivity Kit FAQ
1 P age Spartan-6 & Virtex-6 FPGA Connectivity Kit FAQ April 04, 2011 Getting Started 1. Where can I purchase a kit? A: You can purchase your Spartan-6 and Virtex-6 FPGA Connectivity kits online at: Spartan-6
Multimedia SoC System Solutions
Multimedia SoC System Solutions Presented By Yashu Gosain & Forrest Picket: System Software & SoC Solutions Marketing Girish Malipeddi: IP Subsystems Marketing Agenda Zynq Ultrascale+ MPSoC and Multimedia
The Design of Sobel Edge Extraction System on FPGA
The Design of Sobel Edge Extraction System on FPGA Yu ZHENG 1, * 1 School of software, Beijing University of technology, Beijing 100124, China; Abstract. Edge is a basic feature of an image, the purpose
Designing a Multi-Processor based system with FPGAs
Designing a Multi-Processor based system with FPGAs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer / Consultant Cereslaan
DPM Demo Kit User s Manual Version: dpm_dk_um_1_0_1.doc
DPM Demo Kit User s Manual Version: 1.0.1 dpm_dk_um_1_0_1.doc 1 INTRODUCTION... 3 2 INSTALLATION... 5 2.1 HARDWARE DELIVERABLES... 5 2.2 SOFTWARE... 5 2.3 CONFIGURATION DATA... 5 2.4 DIRECTORY STRUCTURE...
借助 SDSoC 快速開發複雜的嵌入式應用
借助 SDSoC 快速開發複雜的嵌入式應用 May 2017 What Is C/C++ Development System-level Profiling SoC application-like programming Tools and IP for system-level profiling Specify C/C++ Functions for Acceleration Full System
Microsemi SmartFusion 2 SoC FPGA and IGLOO 2 FPGA
Imaging and Video Solution Microsemi SmartFusion 2 SoC FPGA and IGLOO 2 FPGA Infrared Camera Head-up Medical Imaging Digital Signage Drone Camera Human Machine Machine Vision Driver Assistance System Microsemi
Hardware Specification. Figure 1-2 ZYNQ-7000 Device Family 2 / 9
Z-turn Board 667MHz Xilinx XC7Z010/20 Dual-core ARM Cortex-A9 Processor with Xilinx 7-series FPGA logic 1GB DDR3 SDRAM (2 x 512MB, 32-bit), 16MB SPI Flash USB_UART, USB2.0 OTG, 1 x 10/100/1000Mbps Ethernet,
Implementing Video and Image Processing Designs Using FPGAs. Click to add subtitle
Implementing Video and Image Processing Designs Using FPGAs Click to add subtitle Agenda Key trends in video and image processing Video and Image Processing Suite Model-based design for video processing
Avnet Zynq Mini Module Plus Embedded Design
Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2
Copyright 2014 Xilinx
IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
M2-SM6-xx - i.mx 6 based SMARC Modules
Product Brief ----------------------------------------------------------------------------- M2-SM6-xx - i.mx 6 based SMARC Modules Using the new SMARC standard for embedded modules, TS introduces a series
Hi3520D V300 H.264 CODEC Processor. Brief Data Sheet. Issue 04. Date
H.264 CODEC Processor Brief Data Sheet Issue 04 Date 2016-04-18 . 2015-2016. All rights reserved. No part of this document may be reproduced or transmitted in any form or by any means without prior written
THE LEADER IN VISUAL COMPUTING
MOBILE EMBEDDED THE LEADER IN VISUAL COMPUTING 2 TAKING OUR VISION TO REALITY HPC DESIGN and VISUALIZATION AUTO GAMING 3 BEST DEVELOPER EXPERIENCE Tools for Fast Development Debug and Performance Tuning
Offloading Collective Operations to Programmable Logic
Offloading Collective Operations to Programmable Logic Martin Swany (With thanks to Omer Arap) Center for Research in Extreme Scale Computing (CREST) Department of Intelligent Systems Engineering Indiana
Your Strategic Partner for Renesas RZ/G1x Products & Solutions
Manufacture Your Strategic Partner for Renesas RZ/G1x Products & Solutions Design Concept ELECTRONICS UNITRONIC GmbH Mündelheimer Weg 9 40472 Düsseldorf Telefon 0211 / 95 110 Telefax 0211 / 95 11 111 info@unitronic.de
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator FPGA Kongress München 2017 Martin Heimlicher Enclustra GmbH Agenda 2 What is Visual System Integrator? Introduction Platform
Freescale i.mx6 Architecture
Freescale i.mx6 Architecture Course Description Freescale i.mx6 architecture is a 3 days Freescale official course. The course goes into great depth and provides all necessary know-how to develop software
PicoZed SDR Development Kit Getting Started Guide Version 1.4
PicoZed SDR Development Kit Getting Started Guide Version 1.4 Page 1 Copyright 2017 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property
Simplify System Complexity
Simplify System Complexity With the new high-performance CompactRIO controller Fanie Coetzer Field Sales Engineer Northern South Africa 2 3 New control system CompactPCI MMI/Sequencing/Logging FieldPoint
HiSilicon STB Push-to-Talk Development Kit for Amazon AVS
HiSilicon STB Push-to-Talk Development Kit for Amazon 01 Based on HiSilicon 4K Set Top Box Platform HiSilicon STB Push-to-Talk (PTT) Development Kit for Amazon is a set-top box (STB) SoC based development
A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI based on Cadence VP6 Technology
Dr.-Ing Jens Benndorf (DCT) Gregor Schewior (DCT) A new Computer Vision Processor Chip Design for automotive ADAS CNN applications in 22nm FDSOI based on Cadence VP6 Technology Tensilica Day 2017 16th
Virtex 6 FPGA Broadcast Connectivity Kit FAQ
Getting Started Virtex 6 FPGA Broadcast Connectivity Kit FAQ Q: Where can I purchase a kit? A: Once the order entry is open, you can purchase your Virtex 6 FPGA Broadcast Connectivity kit online or contact
Video Interface Module for TI EVM TMDXEVM8148 and TMDXEVM368
CH-Merge with LVDS HD-SDI for TI EVM TMDXEVM8148 and TMDXEVM368 VIM-HDSDI TMDXEVM8148 cable length over 100m Multi channel HD-SDI DDR3 TMS320DM8148(1GHz Cortex A8, 750MHz C674x ) Dual 32bit DDR3 of 1GB,
ChipScope Inserter flow. To see the Chipscope added from XPS flow, please skip to page 21. For ChipScope within Planahead, please skip to page 23.
In this demo, we will be using the Chipscope using three different flows to debug the programmable logic on Zynq. The Chipscope inserter will be set up to trigger on a bus transaction. This bus transaction
Introduction to Embedded System Design using Zynq
Introduction to Embedded System Design using Zynq Zynq Vivado 2015.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
May 26, 2017 Data Sheet Version: Table 1: Example Implementation Statistics for Xilinx FPGAs. Slices/CLB 1 (FFs/ LUTs) IOB CMT BRAM 2 DSP48A
logilmd IP core for Rear Lane Departure Warning May 26, 2017 Data Sheet Version: 2.1.1 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail: support@logicbricks.com
SoC FPGAs. Your User-Customizable System on Chip Altera Corporation Public
SoC FPGAs Your User-Customizable System on Chip Embedded Developers Needs Low High Increase system performance Reduce system power Reduce board size Reduce system cost 2 Providing the Best of Both Worlds
ID 730L: Getting Started with Multimedia Programming on Linux on SH7724
ID 730L: Getting Started with Multimedia Programming on Linux on SH7724 Global Edge Ian Carvalho Architect 14 October 2010 Version 1.0 Mr. Ian Carvalho System Architect, Global Edge Software Ltd. Responsible
i.mx 7 - Hetereogenous Multiprocessing Architecture
i.mx 7 - Hetereogenous Multiprocessing Architecture Overview Toradex Innovative Business Model Independent Companies Direct Sales Publicly disclosed Sales Prices Local Warehouses In-house HW and SW Development
Designing with NXP i.mx8m SoC
Designing with NXP i.mx8m SoC Course Description Designing with NXP i.mx8m SoC is a 3 days deep dive training to the latest NXP application processor family. The first part of the course starts by overviewing
XMC-ZU1. XMC Module Xilinx Zynq UltraScale+ MPSoC. Overview. Key Features. Typical Applications
XMC-ZU1 XMC Module Xilinx Zynq UltraScale+ MPSoC Overview PanaTeQ s XMC-ZU1 is a XMC module based on the Zynq UltraScale+ MultiProcessor SoC device from Xilinx. The Zynq UltraScale+ integrates a Quad-core
Table 1: Example Implementation Statistics for Xilinx FPGAs
logijpge Motion JPEG Encoder January 10 th, 2018 Data Sheet Version: v1.0 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail: support@logicbricks.com
Spartan-6 and Virtex-6 FPGA Embedded Kit FAQ
Spartan-6 and Virtex-6 FPGA FAQ February 5, 2009 Getting Started 1. Where can I purchase an Embedded kit? A: You can purchase your Spartan-6 and Virtex-6 FPGA Embedded kits online at: Spartan-6 FPGA :
Tips for Making Video IP Daniel E. Michek. Copyright 2015 Xilinx.
Tips for Making Video IP Daniel E Michek Challenges for creating video IP Design Test Many interfaces, protocols, image sizes Asynchronous clock domains for multiple inputs Hard to visualize video when
THE FIRST GENERATION OF EXTENSIBLE PROCESSING PLATFORMS: A NEW LEVEL OF PERFORMANCE, FLEXIBILITY AND SCALABILITY
PROCESSOR-CENTRIC EXTENSIBLE PLATFORMS FOR POWERFUL, SCALABLE, COST-EFFICIENT EMBEDDED DESIGNS THE FIRST GENERATION OF S: A NEW LEVEL OF PERFORMANCE, FLEXIBILITY AND SCALABILITY Embedded Systems Challenges
AMC517 Kintex-7 FPGA Carrier for FMC, AMC
AMC Kintex-7 FPGA Carrier KEY FEATURES AMC FPGA carrier for FMC per VITA-57 Xilinx Kintex-7 410T FPGA in FFG-900 package with optional P2040 Supported by DAQ Series data acquisition software AMC Ports
Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World
I N V E N T I V E Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World Frank Schirrmeister, Steve Brown, Larry Melling (Cadence) Dave Beal (Xilinx) Agenda Virtual Platforms Xilinx
ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University
ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University Prof. Sunil P. Khatri Lab exercise created and tested by: Abbas Fairouz, Ramu Endluri, He Zhou,
AMC516 Virtex-7 FPGA Carrier for FMC, AMC
KEY FEATURES Virtex-7 FPGA Carrier AMC FPGA carrier for FMC per VITA-57 Xilinx Virtex-7 690T FPGA in FFG-1761 package with optional P2040 Supported by DAQ Series data acquisition software AMC Ports 12-15
Kontron s ARM-based COM solutions and software services
Kontron s ARM-based COM solutions and software services Peter Müller Product Line Manager COMs Kontron Munich, 4 th July 2012 Kontron s ARM Strategy Why ARM COMs? How? new markets for mobile applications
VPX3-ZU1. 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site. Overview. Key Features. Typical Applications
VPX3-ZU1 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site Overview PanaTeQ s VPX3-ZU1 is a 3U OpenVPX module based on the Zynq UltraScale+ MultiProcessor SoC device from Xilinx. The Zynq
DevKit7000 Evaluation Kit
DevKit7000 Evaluation Kit Samsung S5PV210 Processor based on 1GHz ARM Cortex-A8 core Onboard 512MByte DDR2 and 512MByte NAND Flash 4 UART, 4 USB Host, USB Device, Ethernet, Audio, TF, RTC,... Supports
Embedded Vision Solutions
FLEXIBLE SOLUTIONS FOR EMBEDDED VISION PROCESSING AT THE EDGE Embedded Vision Solutions Embedded vision offers a promising future with many exciting new applications entering the market. These systems
VPX3-ZU1. 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site. Overview. Key Features. Typical Applications
VPX3-ZU1 3U OpenVPX Module Xilinx Zynq UltraScale+ MPSoC with FMC HPC Site Overview PanaTeQ s VPX3-ZU1 is a 3U OpenVPX module based on the Zynq UltraScale+ MultiProcessor SoC device from Xilinx. The Zynq
1-1 SDK with Zynq EPP
-1 1SDK with Zynq EPP -2 Objectives Generating the processing subsystem with EDK SDK Project Management and Software Flow SDK with Zynq EPP - 1-2 Copyright 2012 Xilinx 2 Generating the processing subsystem
Outline Introduction System development Video capture Image processing Results Application Conclusion Bibliography
Real Time Video Capture and Image Processing System using FPGA Jahnvi Vaidya Advisors: Dr. Yufeng Lu and Dr. In Soo Ahn 4/30/2009 Outline Introduction System development Video capture Image processing
Full Linux on FPGA. Sven Gregori
Full Linux on FPGA Sven Gregori Enclustra GmbH FPGA Design Center Founded in 2004 7 engineers Located in the Technopark of Zurich FPGA-Vendor independent Covering all topics
Digital Blocks Semiconductor IP
Digital Blocks Semiconductor IP -UHD General Description The Digital Blocks -UHD LCD Controller IP Core interfaces a video image in frame buffer memory via the AMBA 3.0 / 4.0 AXI Protocol Interconnect
VideoQ VQTS-200 Training
VideoQ VQTS-200 Training May 2011 www.videoq.com All rights reserved. All trade marks and trade names are properties of their respective owners. VQTS 200 Training Agenda VQTS Concept and Architecture (VQL
Model: LT-101-USB. LT-101 For USB
Model: LT-101-USB LT-101 For USB Data Sheet JUNE 2014 Page 1 Introduction... 3 Input Video and Audio Connections... 4 Host bus connectivity... 6 Functional description... 7 Video Front-end... 7 Color Adjustment...
Frame Grabber /09/30
Frame Grabber Contents Index... P1 About AVerMedia... P2 Customized Integration... P3 Application Development SDK... P4 Frame Grabber Device Management System... P5 Capture Solutions... P6 Applications...
Copyright 2017 Xilinx.
All Programmable Automotive SoC Comparison XA Zynq UltraScale+ MPSoC ZU2/3EG, ZU4/5EV Devices XA Zynq -7000 SoC Z-7010/7020/7030 Devices Application Processor Real-Time Processor Quad-core ARM Cortex -A53
DevKit8500D Evaluation Kit
DevKit8500D Evaluation Kit TI DM3730 Processor based on 800MHz ARM Cortex-A8 core Onboard 512MByte DDR SDRAM and 512MByte NAND Flash 3 UART, 4 USB Host, USB OTG, Ethernet, Audio, TF, Keyboard, Jtag,...
FiPS and M2DC: Novel Architectures for Reconfigurable Hyperscale Servers
FiPS and M2DC: Novel Architectures for Reconfigurable Hyperscale Servers Rene Griessl, Meysam Peykanu, Lennart Tigges, Jens Hagemeyer, Mario Porrmann Center of Excellence Cognitive Interaction Technology
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits Overview ß Embedded Design Challenges ß Xilinx Embedded Platforms for Embedded Processing ß Introducing Spartan-6 and Virtex-6 FPGA Embedded Kits
Model: LT-101-PCI-VC1
Model: LT-101-PCI-VC1 LT-101 for PCI/USB Data Sheet OCT 2009 Page 1 Introduction... 3 Input Video and Audio Connections... 4 Host bus connectivity... 6 Functional description... 7 Video Front-end... 7
Support mode of the ISO/IEC JPEG standard Support provided by Xylon
logijpgd Multi-Channel Motion JPEG Decoder September 19 th, 2017 Data Sheet Version: v2.0 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail:
ARM+DSP - a winning combination on Qseven
...embedding excellence ARM+DSP - a winning combination on Qseven 1 ARM Conference Munich July 2012 ARM on Qseven your first in module technology Over 6 Billion ARM-based chips sold in 2010 10% market
TE EE-S Starter Kit
TE0808-04-09-1EE-S Starter Kit Order number: TE0808-04-09-1EE-S Product information "TE0808-04-09-1EE-S Starter Kit" The Trenz Electronic Starter Kit TE0808-04-09-1EE-S consists of a TE0808-04-09EG-1EE
A Generation Ahead Designing Advanced Embedded Systems with Xilinx Zynq All Programmable SoCs
A Generation Ahead Designing Advanced Embedded Systems with Xilinx Zynq All Programmable SoCs 김혁 Embedded Processor Specialist, Xilinx 1 st - Oct, 2013 Market Challenges for Embedded Solutions Integrating
AT-501 Cortex-A5 System On Module Product Brief
AT-501 Cortex-A5 System On Module Product Brief 1. Scope The following document provides a brief description of the AT-501 System on Module (SOM) its features and ordering options. For more details please
SoC Platforms and CPU Cores
SoC Platforms and CPU Cores COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University
Simplify System Complexity
1 2 Simplify System Complexity With the new high-performance CompactRIO controller Arun Veeramani Senior Program Manager National Instruments NI CompactRIO The Worlds Only Software Designed Controller
MYC-C7Z010/20 CPU Module
MYC-C7Z010/20 CPU Module - 667MHz Xilinx XC7Z010/20 Dual-core ARM Cortex-A9 Processor with Xilinx 7-series FPGA logic - 1GB DDR3 SDRAM (2 x 512MB, 32-bit), 4GB emmc, 32MB QSPI Flash - On-board Gigabit
Model: LT-122-PCIE For PCI Express
Model: LT-122-PCIE For PCI Express Data Sheet JUNE 2014 Page 1 Introduction... 3 Board Dimensions... 4 Input Video Connections... 5 Host bus connectivity... 6 Functional description... 7 Video Front-end...
GigaX API for Zynq SoC
BUM002 v1.0 USER MANUAL A software API for Zynq PS that Enables High-speed GigaE-PL Data Transfer & Frames Management BERTEN DSP S.L. www.bertendsp.com gigax@bertendsp.com +34 942 18 10 11 Table of Contents
Introduction to Sitara AM437x Processors
Introduction to Sitara AM437x Processors AM437x: Highly integrated, scalable platform with enhanced industrial communications and security AM4376 AM4378 Software Key Features AM4372 AM4377 High-performance
VIDEO WORKFLOW ESSENTIALS
PRODUCT OVERVIEW VIDEO CAPTURE What started 20 years ago with single Channel Analog Video has evolved Introducing the RAPTOR Series 12G-SDI HDMI2.0 4K60 H.264 ENCODING DECODING Flexible Encoding and Decoding
W I S S E N T E C H N I K L E I D E N S C H A F T
W I S S E N T E C H N I K L E I D E N S C H A F T System-on-Chip Architectures and Modelling 2014 Ehrenhöfer, Lalic, Steinbäck, Jelinek, Ortoff, Jantscher, Fellner, Schilling, Weiser, Sparber www.iaik.tugraz.at
New! New! New! New! New!
New! New! New! New! New! Model 5950 Features Supports Xilinx Zynq UltraScale+ RFSoC FPGAs 18 GB of DDR4 SDRAM On-board GPS receiver PCI Express (Gen. 1, 2 and 3) interface up to x8 LVDS connections to
Computing to the Energy and Performance Limits with Heterogeneous CPU-FPGA Devices. Dr Jose Luis Nunez-Yanez University of Bristol
Computing to the Energy and Performance Limits with Heterogeneous CPU-FPGA Devices Dr Jose Luis Nunez-Yanez University of Bristol Power and energy savings at run-time Power = α.c.v 2.f+g1.V 3 Energy =
ZC706 PCIe Targeted Reference Design
ZC706 PCIe Targeted Reference Design User Guide This document applies to the following software versions: Vivado Design Suite 2014.3 and 2014.4. The information disclosed to you hereunder (the Materials
Video Input/Output Demonstration for Trenz TE , TE CF, TE QF, TE IF and Avnet HDMI Input/Output FMC Module
Application Note Video Input/Output Demonstration for Trenz TE0701-05, TE0720-02-1CF, TE0720-02-1QF, TE0720-02-2IF and Avnet HDMI Input/Output FMC Module Designed with Xilinx Vivado 2015.2 Lukáš Kohout,
Maximizing heterogeneous system performance with ARM interconnect and CCIX
Maximizing heterogeneous system performance with ARM interconnect and CCIX Neil Parris, Director of product marketing Systems and software group, ARM Teratec June 2017 Intelligent flexible cloud to enable
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator Embedded Computing Conference 2017 Matthias Frei zhaw InES Patrick Müller Enclustra GmbH 5 September 2017 Agenda Enclustra introduction
Hi3536 H.265 Decoder Processor. Brief Data Sheet. Issue 03. Date
Hi3536 H.265 Decoder Processor Brief Data Sheet Issue 03 Date 2015-04-19 . 2014. All rights reserved. No part of this document may be reproduced or transmitted in any form or by any means without prior
CoreTile Express for Cortex-A5
CoreTile Express for Cortex-A5 For the Versatile Express Family The Versatile Express family development boards provide an excellent environment for prototyping the next generation of system-on-chip designs.
XMC-RFSOC-A. XMC Module Xilinx Zynq UltraScale+ RFSOC. Overview. Key Features. Typical Applications. Advanced Information Subject To Change
Advanced Information Subject To Change XMC-RFSOC-A XMC Module Xilinx Zynq UltraScale+ RFSOC Overview PanaTeQ s XMC-RFSOC-A is a XMC module based on the Zynq UltraScale+ RFSoC device from Xilinx. The Zynq
Hugo Cunha. Senior Firmware Developer Globaltronics
Hugo Cunha Senior Firmware Developer Globaltronics NB-IoT Product Acceleration Platforms 2018 Speaker Hugo Cunha Project Developper Agenda About us NB IoT Platforms The WIIPIIDO The Gateway FE 1 About
SOC MPEG Decoder Chipset. Datasheet
SOC MPEG Decoder Chipset Datasheet System-On-Chip (SOC) Technologies (February 2017) 1 Product Overview The SOC MPEG Codec Chipsets are based on off-the-shelf FPGAs and SOC codec IP cores. The SOC IP cores
MYD-SAMA5D3X Development Board
MYD-SAMA5D3X Development Board MYC-SAMA5D3X CPU Module as Controller Board DDR2 SO-DIMM 200-pin Signals Consistent with Atmel's Official Board 536MHz Atmel SAMA5D3 Series ARM Cortex-A5 Processors 512MB
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 이웅재부장 Application Engineering Group 2014 The MathWorks, Inc. 1 Agenda Introduction ZYNQ Design Process Model-Based Design Workflow Prototyping and Verification Processor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor Two Xilinx Virtex -5 FPGAs for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications
ARM Cortex-A9 ARM v7-a. A programmer s perspective Part1
ARM Cortex-A9 ARM v7-a A programmer s perspective Part1 ARM: Advanced RISC Machine First appeared in 1985 as Acorn RISC Machine from Acorn Computers in Manchester England Limited success outcompeted by
Arm Technology in Automotive Geely Automotive Shanghai Innovation Center
Arm Technology in Automotive Geely Automotive Shanghai Innovation Center 2018/10/22 Shanghai GIC(Geely Innovation Center)Brief Introduction Innovation Center (Belongs to GRI) Vision: To be world-leading
IOT-GATE-iMX7 Datasheet
IOT-GATE-iMX7 Datasheet Industrial Internet of Things Gateway Product Specification v.1.3 Capable, compact, affordable: i.mx7 Dual IoT-Gate has been designed to answer demanding IoT application requirements
Adhocracy Innovation with Imaging technology. Socionext Inc. Hiroyuki Komori July 5th, 2017
Adhocracy Innovation with Imaging technology Socionext Inc. Hiroyuki Komori July 5th, 2017 Video Steaming in the world Video uploading : 65,000 clip/min, 300 hour/min on YouTube Video viewing : billions