Linear Regression and Random Forests for Layer Identification in IC Layout Reverse-Engineering

Size: px
Start display at page:

Download "Linear Regression and Random Forests for Layer Identification in IC Layout Reverse-Engineering"

Transcription

1 Linear Regression and Random Forests for Layer Identification in IC Layout Reverse-Engineering Anonymous Author(s) Affiliation Address Abstract Due to the tedious nature of the work, IC reverse-engineering is a process that is advantageous to automate. Linear prediction and random forests for layer identification are evaluated in this paper, and both approaches are shown to have good performance for this task, with random forests of relatively few (16) trees being able to achieve lower error rates (7-12%) than linear prediction (10-20%). 1 Introduction and motivation The reverse-engineering of integrated circuits is a process carried out widely by semiconductor manufacturers and researchers, who wish to analyse the layout of an IC and eventually derive the schematic of the circuit it implements. This process begins with depackaging the chip to expose the silicon die, which is then photographed under microscopy. While these steps are not trivial, they can be easily automated and represent a small fraction of the total effort spent in the process; the bulk of the work consists of tracing from the die images the regions which form components such as transistors, and their interconnects. This tracing is tedious work, and any methods which facilitate it are beneficial in increasing the efficiency of the process. 1.1 Basic structure of integrated circuits Integrated circuits are fabricated starting from a wafer of silicon, upon which various layers are deposited using a photolithographic process, to create the fundamental structures of electronic components such as transistors, resistors, and capacitors. The common types of layers are the bulk (substrate, i.e. the base silicon of the wafer), N-type and P-type diffusion (which occur together on one layer, the diffusion layer, and cannot overlap), polysilicon, and metal. For example, one type of transistor, an N-channel MOSFET, consists of two regions of N-diffusion on one layer forming the source and drain terminals, and another region of polysilicon located between these, forming the gate terminal. The diffusion layer is always the bottommost (excluding the bulk, which can be treated as a background for the purposes of this paper), followed by one or more layers of polysilicon, and finally one or more layers of metal. Layers are connected to each other by vertical structures called vias. This basic structure viewed from the top is illustrated in figure 1. Figure 1: Basic IC structure 1

2 The implication of this structure in reverse-engineering is that from an image of the die, it is possible to discern the various layers; while a newer chip may have over a dozen metal (topmost) layers, the very topmost metal layer will be immediately apparent since it is above all the others, and once it has been traced, either the image can be processed by subtracting the traced layer to rid it and make clear the layer below, or the die can be processed physically and chemically to remove the layer and re-imaged. By repeating these steps, the layout of all the layers (and the vias connecting them) can be determined, and this information used to derive the location of components (e.g. transistors) and their interconnections, which provides the information needed to recover the original design. 1.2 Approach and related work There appears to be little prior research in using machine learning approaches for IC reverseengineering, with the majority of work focusing on image processing techniques such as pattern recognition[1]. Degate[2] is a tool that works on this principle, and attempts to recognise common logic blocks by approximate matching against a libarary of known layout patterns. While pattern recognition is useful, the need to match features which are essentially a combination of all the layers limits its flexibility to only designs which exhibit this regularity. In contrast, a layer-by-layer approach as taken in this paper allows for full generality to any layout. Figure 2: Training image and label 1 Nintendo 3193A[3] In this paper, the focus is on identifying the first (metal) layer, which visually appears as the brightest and uppermost. Figures 2 and 3 show examples of the die images used, along with their labeling image that denotes the areas of metal; they are from the Visual6502 Project[4], which also hosts a large number of (unlabeled) die images for various ICs. For this paper, the Nintendo 3193A and RCA 1802E are the two ICs chosen for applying ML to recover the metal layer. As can be seen from these images, the appearance of the metal layer can vary considerably between images, likely necessitating re-training on each chip, but the advantage gained is from being able to use the results of training on a relatively small portion of the image to apply recognition to the rest of it and thus speed up the overall process. 2 Linear prediction 2.1 Overview Figure 3: Training image and label 2 RCA 1803E[5] The first method attempted is linear prediction. For each pixel in the source image (less a 4-pixel border), itself and the surrounding 80 pixels are used as the vector of input features, with the corresponding pixel in the labeling image (0 or 255) the expected output. Thus, each feature corresponds to a 9 9-pixel block centred at the pixel to be predicted. This size was chosen as a compromise to keep the computation reasonable (since the number of points is quadratic with respect to it) and 2

3 hopefully not lose too much accuracy; 9 pixels is slightly wider than the width of the thinnest metal traces in the images above. Two types of features were tried; one uses the 3 RGB (0-255) values of each pixel, while the second uses converted HSB colour space values, both resulting in 244 (243 prediction + 1 expected output) data points per pixel. This feature arrangement precludes the prediction of a 4-pixel border at the edge of the image without performing extra preprocessing, but it was decided to not implement this preprocessing for two reasons: the values of the pixels beyond the edge are not known and using approximations for them may reduce the accuracy of the prediction, and the whole-chip images this process is aimed at are sufficiently large (in the region of or larger) that a 4-pixel border is of little concern. The calculation of errors and other values below excludes this border. 2.2 Details Implementation of this method was done in C, and split into three programs for processing convenience. The first takes as input the training and labeling images, and outputs the n-by-244 matrix of training data. The second reads this matrix and uses the Intel MKL[6] to compute the least-squares regression estimate, while the third uses the output of the second and an input image to produce an output image with each pixel (less the border) corresponding to a linear combination of it and the 80 surrounding pixels, in accordance with the regression coefficients. Values below 0 or greater than 255 were clipped into this range. RGB and HSB colour space versions of the first and third program were written, and they were trained on the images of figures 2 and 3. The former image is , resulting in a matrix, while the latter is and results in a matrix. On an Intel Core i7 4GHz, computation of the regression coefficients required between 2-3 minutes of processor time, and prediction using the test images shown also took approximately the same amount of time. 470MB and 290MB respectively were consumed for the computation of these coefficients on figures 2 and 3. Figure 4: Test image and label A After training, prediction was done using both the training image and the test images shown in figures 4 and 5 (using the results of the training image from the same chip.) Using the accompanying labeling image for the test images, the error can also be calculated as the percentage of pixels that differ between the label and the prediction result; those pixels which are not 0 or 255 can be thresholded, and although it may seem reasonable to assume the 50% point (0-127 and ) is optimal, to provide evidence in support of that choice, a series of comparisons were made to determine the effects of the threshold on the overall error rate. Figure 5: Test image and label E 3

4 Results Figure 6: Linear prediction on figure 2 result and 50% threshold The result of training with RGB produces the image shown in figure 6. At a 50% threshold, most of the traces of the metal layer are reproduced adequately, but the error is still non-negligible, causing breaks in some of the traces (false negatives) and the creation of traces where there aren t any (false positives). Examples of this occur at the lower left and right, where slightly brighter green areas of P-diffusion have been identified as metal by the linear prediction. Figure 7: Linear prediction on figure 4 result and 50% threshold Figure 7 shows the output of training on RGB with figure 2 and testing with figure 4; it can be seen that while some regions such as the lower third appear to be predicted with good accuracy, in the upper two thirds of the image where there is more detail in the lower layers, it causes both false positives (metal layer detected where there isn t any) and negatives (no metal detected where there should be). Figure 8: Linear prediction on figure 2 result, HSB colour space Figure 9: Linear prediction on figure 4 result, HSB colour space The results of using HSB colour space in figures 8 and 9 appear worse than for RGB, with much larger areas of false positives. Although widely used in image processing tasks, HSB performs weaker than RGB in this application because the colours being discriminated seem to be more aligned with RGB polysilicon appears reddish, P-diffusion is green, while N-diffusion is bluishpurple, and the desired metal layer is also slightly greenish, explaining the tendency for the P- diffusion to be confused with the metal and causing the false positives. 4

5 Figure 10: Linear prediction on figure 3 result and 50% threshold Figure 11: Linear prediction on figure 5 result and 50% threshold Compared to the 3193A images above, the 1802E RGB test and train results in figures 10 and 11 show subjectively worse results, with many false positives arising from the brownish and bluish polysilicon layer. False negatives are also present, and from comparison with the original image, appear mainly at the edges where the metal is crossing over poly. One possible explanation of this is the wider traces in the image (8 pixels vs 6 for the 3193A) and its higher contrast and colour saturation. Although this gives the perception of a sharper image to the human vision, its containment of many dark edges disturbs linear prediction since pixels labeled as non-metal are also surrounded by these dark edge pixels. Figure 12: Linear prediction on figure 3 result, HSB colour space Figure 13: Linear prediction on figure 5 result, HSB colour space However, the results for 1802E HSB linear prediction show the opposite trend, with much of the brown polysilicon false positives having disappeared (note how the vertical false positive strip and square structures on the left half in figure 11 are not present in figure 13.) One reason for the HSB colour space giving better performance compared to RGB can be hypothesised to be related to the nature of the data; for the 3193A images, with their relatively low contrast, discrimination is based more heavily on the amount of green, whereas for the 1802E images the metal layer is nearly white and thus brightness becomes the main dimension of categorisation, matching well with the 3rd component of HSB. 5

6 Figure 14: Error vs prediction threshold The effect of the threshold on the error rate is shown in figure 14. At low thresholds, the number of false positives is high, while the opposite with false negatives occurs when the threshold is too high. Thus the optimal threshold can be expected to be between these two extremes and that corresponds with the shape of the error curves obtained in figure 13, but the optimal is not exactly in the middle of the range (50% or 128). Moreover, the threshold of minimum error is different for each specific image, with e.g. the 1802E HSB test image giving a minimum error at 86 while the 1802E HSB train image has its minimum error at a threshold of 140. With the exception of the 1802E HSB test image with its 2%, the difference between the minimum error and the error at a 50% threshold is below 1%, meaning that a fixed threshold of 50% is a reasonable compromise. Overall, the errors at 50% threshold range from 10-20%, meaning that while linear prediction certainly has its benefits in getting the majority of the layer pattern identified, the output still requires manual inspection and correction of the errors. 3 Random forests 3.1 Overview The second method under consideration in this paper is random forests. For this method, the same 9 9-pixel (243-dimension) feature set was used as with linear prediction, but due to the time needed to generate the forests, it was decided to only use RGB input data. At each node of the tree, n random dimensions of the 243 are chosen, and the best threshold among all of them, with the highest information gain, was used to decide the split. For prediction, the average across all the trees was taken as the output pixel value. 3.2 Details Two additional programs were written in C, one to generate a random forest and the other to predict. For generation, an in-place sort-based algorithm was used which does not require copying data at each split, in order to reduce memory usage and increase performance. Incremental updating approach when scanning through a dimension was adopted for information gain calculation, decreasing the computation required. Nevertheless, random forests proved to require much more time to generate than the linear prediction coefficients; all of the latter needed less than 5 minutes on an Intel Core i7 4GHz, while the same machine required nearly an hour to generate each of the forests with the parameters mentioned below. For the two sets of chip images used, 3193A and 1802E, forests were generated varying t, the number of trees, and n, the number of random dimensions considered at each split. (t, n) pairs were chosen to keep the overall workload relatively constant; they were (1, 243), (2, 120), (4, 60), (8, 30), and (16, 16). Nodes were leafed if they contained less than 256 points, or their depth reached

7 Results Figure 15: Error vs prediction threshold random forests The quantitative error rates for 16 trees and 16 random dimensions are shown in figure 15 (not shown due to brevity, but errors were higher with fewer trees and more dimensions). For random forests, the choice of threshold appears to have a greater effect, with lower thresholds preferred. The cause of this has not been entirely determined but it maybe an artifact of how random forests output is an average of individual trees, where the decision of any one tree should have a higher weight on the overall decision. These results show random forests able to achieve higher accuracy than linear prediction, and thus 2-fold cross validation was employed to further verify the accuracy of the model, by training using the test data and testing on the training data. The results of this are shown in figure 16. Figure 16: Error vs prediction threshold random forests cross validation Keeping in mind that the CV results are when the forests are generated from the test data and then tested on the training data, it appears that the errors are within the same range as before, although the minimum error thresholds have changed. The errors at 50% threshold for testing (1802train cv and 3193train cv, since they were trained with the test image) remain at 12% and 8% respectively, comparable to the 12% and 9% obtained in figure 15. From these results, it can be stated that this application of random forests generalises well to similar datasets. Figures 17 and 18 show examples of predictions made on figures 4 and 5 by training on figures 2 and 3 using 16 trees with 16 random dimensions at each split, and their decisions using thresholds of 112 and 16, respectively. These correspond to errors of 10% and 7%. In particular, it can be seen 7

8 that the false positives are much reduced compared to linear prediction, and most of the errors that are present are small discontinuities that could be easily removed using an inpainting algorithm.[7] 4 Conclusion Figure 17: Random forest result on figure 4, and threshold 112 Figure 18: Random forest result on figure 5, and threshold 16 Random forests provide superior accuracy to linear prediction for the identification of layers in IC reverse-engineering. Even with a fixed threshold of 50%, linear prediction achieves an 11-20% error rate, while random forests can achieve 9-12%. These error rates mean that the tedious task of manually tracing the layers can be reduced to only verification and small corrections of errors, and the nature of the errors with random forests also lends them to easy correction via inpainting. An interactive system can be envisioned for threshold finding, presenting the user with the decision made at a particular threshold, and allowing her to adjust it while comparing with the die image until the results are as desired. Further processing can also exploit the regular polygonal nature of the IC layout, using e.g. the adherence to a grid pattern to decide that metal is present in a grid pixel if a certain threshold of its pixels were decided by the random forest to be metal. In conclusion, the results achieved show a strong positive benefit to this application with random forests. References [1] G. Masalskis, R. Navickas; Reverse Engineering of CMOS Integrated Circuits. In Electronics and Electrical Engineering, 2008, vol.88 pp [2] M. Schobert; Reverse engineering integrated circuits with degate. [3] Visual6502 team; Nintendo 3193A A.html [4] Visual6502 team; Visual6502 site. [5] Visual6502 team; RCA die shots.html [6] Intel Corporation; Intel(R) Math Kernel Library. [7] A. Telea; An image inpainting technique based on the fast marching method. In Proceedings of Journal of Graphics Tools, 2004, vol.9 no.1 pp

Computer-Based Project on VLSI Design Co 3/7

Computer-Based Project on VLSI Design Co 3/7 Computer-Based Project on VLSI Design Co 3/7 IC Layout and Symbolic Representation This pamphlet introduces the topic of IC layout in integrated circuit design and discusses the role of Design Rules and

More information

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction

VLSI Lab Tutorial 3. Virtuoso Layout Editing Introduction VLSI Lab Tutorial 3 Virtuoso Layout Editing Introduction 1.0 Introduction The purpose of this lab tutorial is to guide you through the design process in creating a custom IC layout for your CMOS inverter

More information

2. TOPOLOGICAL PATTERN ANALYSIS

2. TOPOLOGICAL PATTERN ANALYSIS Methodology for analyzing and quantifying design style changes and complexity using topological patterns Jason P. Cain a, Ya-Chieh Lai b, Frank Gennari b, Jason Sweis b a Advanced Micro Devices, 7171 Southwest

More information

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia Lecture 4a CMOS Fabrication, Layout and Simulation R. Saleh Dept. of ECE University of British Columbia res@ece.ubc.ca 1 Fabrication Fabrication is the process used to create devices and wires. Transistors

More information

Chapter 5: ASICs Vs. PLDs

Chapter 5: ASICs Vs. PLDs Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.

More information

CMOS INVERTER LAYOUT TUTORIAL

CMOS INVERTER LAYOUT TUTORIAL PRINCESS SUMAYA UNIVERSITY FOR TECHNOLOGY CMOS INVERTER LAYOUT TUTORIAL We will start the inverter by drawing a PMOS. The first step is to draw a poly layer. Click on draw a rectangle and choose the poly

More information

Use of Shape Deformation to Seamlessly Stitch Historical Document Images

Use of Shape Deformation to Seamlessly Stitch Historical Document Images Use of Shape Deformation to Seamlessly Stitch Historical Document Images Wei Liu Wei Fan Li Chen Jun Sun Satoshi Naoi In China, efforts are being made to preserve historical documents in the form of digital

More information

Lay ay ut Design g R ules

Lay ay ut Design g R ules HPTER 5: Layout esign Rules Introduction ny circuit physical mask layout must conform to a set of geometric constraints or rules called as Layout esign rules before it can be manufactured using particular

More information

Introduction to ICs and Transistor Fundamentals

Introduction to ICs and Transistor Fundamentals Introduction to ICs and Transistor Fundamentals A Brief History 1958: First integrated circuit Flip-flop using two transistors Built by Jack Kilby at Texas Instruments 2003 Intel Pentium 4 mprocessor (55

More information

On-Chip Variation (OCV) Kunal Ghosh

On-Chip Variation (OCV) Kunal Ghosh On-Chip Variation (OCV) Kunal Ghosh Ever thought what s an interviewer s favorite questions to rip you off all my previous ebooks. And On-Chip Variation (OCV) is one of them, specifically for Static Timing

More information

TFT-LCD Technology Introduction

TFT-LCD Technology Introduction TFT-LCD Technology Introduction Thin film transistor liquid crystal display (TFT-LCD) is a flat panel display one of the most important fields, because of its many advantages, is the only display technology

More information

CS 348B Project Report Mingyu Gao, Jing Pu

CS 348B Project Report Mingyu Gao, Jing Pu CS 348B Project Report Mingyu Gao, Jing Pu mgao12@stanford.edu, jingpu@stanford.edu Introduction In this project, we plan to render silicon wafers with the signature of rainbow colors on the reflecting

More information

Digital Integrated Circuits (83-313) Lecture 2: Technology and Standard Cell Layout

Digital Integrated Circuits (83-313) Lecture 2: Technology and Standard Cell Layout Digital Integrated Circuits (83-313) Lecture 2: Technology and Standard Cell Layout Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 26 March 2017 Disclaimer: This course

More information

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits Contents Objective:... 2 Part 1: Introduction... 2 Part 2 Simulation of a CMOS Inverter... 3 Part 2.1 Attaching technology information... 3 Part

More information

Predicting Messaging Response Time in a Long Distance Relationship

Predicting Messaging Response Time in a Long Distance Relationship Predicting Messaging Response Time in a Long Distance Relationship Meng-Chen Shieh m3shieh@ucsd.edu I. Introduction The key to any successful relationship is communication, especially during times when

More information

Taming the Challenges of 20nm Custom/Analog Design

Taming the Challenges of 20nm Custom/Analog Design Taming the Challenges of 20nm Custom/Analog Design Custom and analog designers will lay the foundation for 20nm IC design. However, they face many challenges that arise from manufacturing complexity. The

More information

Design Factors Affecting Laser Cutting Parameters Line width Wider lines more heat flow Lines affect spot size larger line: wider spot Lines much

Design Factors Affecting Laser Cutting Parameters Line width Wider lines more heat flow Lines affect spot size larger line: wider spot Lines much Design Factors Affecting Laser Cutting Parameters Line width Wider lines more heat flow Lines affect spot size larger line: wider spot Lines much larger than spot size Require several positions and laser

More information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication

More information

Process technology and introduction to physical

Process technology and introduction to physical Neuromorphic Engineering II Lab 3, Spring 2014 1 Lab 3 March 10, 2014 Process technology and introduction to physical layout Today you will start to learn to use the Virtuoso layout editor XL which is

More information

Power Consumption in 65 nm FPGAs

Power Consumption in 65 nm FPGAs White Paper: Virtex-5 FPGAs R WP246 (v1.2) February 1, 2007 Power Consumption in 65 nm FPGAs By: Derek Curd With the introduction of the Virtex -5 family, Xilinx is once again leading the charge to deliver

More information

Facial Expression Classification with Random Filters Feature Extraction

Facial Expression Classification with Random Filters Feature Extraction Facial Expression Classification with Random Filters Feature Extraction Mengye Ren Facial Monkey mren@cs.toronto.edu Zhi Hao Luo It s Me lzh@cs.toronto.edu I. ABSTRACT In our work, we attempted to tackle

More information

Allstate Insurance Claims Severity: A Machine Learning Approach

Allstate Insurance Claims Severity: A Machine Learning Approach Allstate Insurance Claims Severity: A Machine Learning Approach Rajeeva Gaur SUNet ID: rajeevag Jeff Pickelman SUNet ID: pattern Hongyi Wang SUNet ID: hongyiw I. INTRODUCTION The insurance industry has

More information

IDENTIFYING OPTICAL TRAP

IDENTIFYING OPTICAL TRAP IDENTIFYING OPTICAL TRAP Yulwon Cho, Yuxin Zheng 12/16/2011 1. BACKGROUND AND MOTIVATION Optical trapping (also called optical tweezer) is widely used in studying a variety of biological systems in recent

More information

Memory Systems IRAM. Principle of IRAM

Memory Systems IRAM. Principle of IRAM Memory Systems 165 other devices of the module will be in the Standby state (which is the primary state of all RDRAM devices) or another state with low-power consumption. The RDRAM devices provide several

More information

Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN

Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN 1 Introduction The evolution of integrated circuit (IC) fabrication techniques is a unique fact in the history of modern industry. The improvements in terms of speed, density and cost have kept constant

More information

Design rule illustrations for the AMI C5N process can be found at:

Design rule illustrations for the AMI C5N process can be found at: Cadence Tutorial B: Layout, DRC, Extraction, and LVS Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revised by C Young & Waqar A Qureshi -FS08 Document Contents Introduction

More information

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics

Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics Cadence Tutorial 2: Layout, DRC/LVS and Circuit Simulation with Extracted Parasitics Introduction This tutorial describes how to generate a mask layout in the Cadence Virtuoso Layout Editor. Use of DIVA

More information

Online Signature Verification Technique

Online Signature Verification Technique Volume 3, Issue 1 ISSN: 2320-5288 International Journal of Engineering Technology & Management Research Journal homepage: www.ijetmr.org Online Signature Verification Technique Ankit Soni M Tech Student,

More information

Lab 9. Julia Janicki. Introduction

Lab 9. Julia Janicki. Introduction Lab 9 Julia Janicki Introduction My goal for this project is to map a general land cover in the area of Alexandria in Egypt using supervised classification, specifically the Maximum Likelihood and Support

More information

OPTIMIZING A VIDEO PREPROCESSOR FOR OCR. MR IBM Systems Dev Rochester, elopment Division Minnesota

OPTIMIZING A VIDEO PREPROCESSOR FOR OCR. MR IBM Systems Dev Rochester, elopment Division Minnesota OPTIMIZING A VIDEO PREPROCESSOR FOR OCR MR IBM Systems Dev Rochester, elopment Division Minnesota Summary This paper describes how optimal video preprocessor performance can be achieved using a software

More information

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation Course Goals Lab Understand key components in VLSI designs Become familiar with design tools (Cadence) Understand design flows Understand behavioral, structural, and physical specifications Be able to

More information

10. Interconnects in CMOS Technology

10. Interconnects in CMOS Technology 10. Interconnects in CMOS Technology 1 10. Interconnects in CMOS Technology Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October

More information

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 20: Automated RE / Machine Vision

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 20: Automated RE / Machine Vision CSCI 4974 / 6974 Hardware Reverse Engineering Lecture 20: Automated RE / Machine Vision Today's lecture Last lecture of the semester! Existing tools for reverse engineering of ICs Sadly, not too many of

More information

Composite Layout CS/EE N-type from the top. N-type Transistor. Diffusion Mask. Polysilicon Mask

Composite Layout CS/EE N-type from the top. N-type Transistor. Diffusion Mask. Polysilicon Mask Composite Layout CS/EE 6710 Introduction to Layout Inverter Layout Example Layout Design Rules Drawing the mask layers that will be used by the fabrication folks to make the devices Very different from

More information

MRT based Fixed Block size Transform Coding

MRT based Fixed Block size Transform Coding 3 MRT based Fixed Block size Transform Coding Contents 3.1 Transform Coding..64 3.1.1 Transform Selection...65 3.1.2 Sub-image size selection... 66 3.1.3 Bit Allocation.....67 3.2 Transform coding using

More information

Critique: Efficient Iris Recognition by Characterizing Key Local Variations

Critique: Efficient Iris Recognition by Characterizing Key Local Variations Critique: Efficient Iris Recognition by Characterizing Key Local Variations Authors: L. Ma, T. Tan, Y. Wang, D. Zhang Published: IEEE Transactions on Image Processing, Vol. 13, No. 6 Critique By: Christopher

More information

3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape

3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration

More information

Color quality guide. Quality menu. Color quality guide. Page 1 of 6

Color quality guide. Quality menu. Color quality guide. Page 1 of 6 Page 1 of 6 Color quality guide The Color Quality guide helps users understand how operations available on the printer can be used to adjust and customize color output. Quality menu Menu item Print Mode

More information

E40M. MOS Transistors, CMOS Logic Circuits, and Cheap, Powerful Computers. M. Horowitz, J. Plummer, R. Howe 1

E40M. MOS Transistors, CMOS Logic Circuits, and Cheap, Powerful Computers. M. Horowitz, J. Plummer, R. Howe 1 E40M MOS Transistors, CMOS Logic Circuits, and Cheap, Powerful Computers M. Horowitz, J. Plummer, R. Howe 1 Reading Chapter 4 in the reader For more details look at A&L 5.1 Digital Signals (goes in much

More information

Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Hardware Modeling using Verilog Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture 01 Introduction Welcome to the course on Hardware

More information

Algebra 2 Semester 1 (#2221)

Algebra 2 Semester 1 (#2221) Instructional Materials for WCSD Math Common Finals The Instructional Materials are for student and teacher use and are aligned to the 2016-2017 Course Guides for the following course: Algebra 2 Semester

More information

Chapter 1 Introduction

Chapter 1 Introduction Chapter 1 Introduction 1.1 MOTIVATION 1.1.1 LCD Industry and LTPS Technology [1], [2] The liquid-crystal display (LCD) industry has shown rapid growth in five market areas, namely, notebook computers,

More information

Equation to LaTeX. Abhinav Rastogi, Sevy Harris. I. Introduction. Segmentation.

Equation to LaTeX. Abhinav Rastogi, Sevy Harris. I. Introduction. Segmentation. Equation to LaTeX Abhinav Rastogi, Sevy Harris {arastogi,sharris5}@stanford.edu I. Introduction Copying equations from a pdf file to a LaTeX document can be time consuming because there is no easy way

More information

Rare Event Detection Algorithm. User s Guide

Rare Event Detection Algorithm. User s Guide Rare Event Detection Algorithm User s Guide Copyright 2008 Aperio Technologies, Inc. Part Number/Revision: MAN 0123, Revision A Date: September 2, 2008 This document applies to software versions Release

More information

TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2

TABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...

More information

CS4758: Rovio Augmented Vision Mapping Project

CS4758: Rovio Augmented Vision Mapping Project CS4758: Rovio Augmented Vision Mapping Project Sam Fladung, James Mwaura Abstract The goal of this project is to use the Rovio to create a 2D map of its environment using a camera and a fixed laser pointer

More information

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool

ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool ELEC451 Integrated Circuit Engineering Using Cadence's Virtuoso Layout Editing Tool Contents Contents 1. General 2. Creating and Working On a Layout o 2.1 Undoing/Re-doing an Action o 2.2 Display Options

More information

Taming the Challenges of Advanced-Node Design. Tom Beckley Sr. VP of R&D, Custom IC and Signoff, Silicon Realization Group ISQED 2012 March 20, 2012

Taming the Challenges of Advanced-Node Design. Tom Beckley Sr. VP of R&D, Custom IC and Signoff, Silicon Realization Group ISQED 2012 March 20, 2012 Taming the Challenges of Advanced-Node Design Tom Beckley Sr. VP of R&D, Custom IC and Signoff, Silicon Realization Group ISQED 2012 March 20, 2012 The custom design community Designers ( Relaxed attitude

More information

A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM

A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 09, 2016 ISSN (online): 2321-0613 A Review Paper on Reconfigurable Techniques to Improve Critical Parameters of SRAM Yogit

More information

A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup

A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup Yan Sun and Min Sik Kim School of Electrical Engineering and Computer Science Washington State University Pullman, Washington

More information

A tutorial for the CAD program LayoutEditor. by Jürgen Thies, Juspertor UG, Munich

A tutorial for the CAD program LayoutEditor.  by Jürgen Thies, Juspertor UG, Munich A tutorial for the CAD program LayoutEditor LayoutEditor is available from www.layouteditor.net by Jürgen Thies, Juspertor UG, Munich M. Rooks, Yale University Common terminology Layers Cells Top-level

More information

Reduction of Current Leakage in VLSI Systems

Reduction of Current Leakage in VLSI Systems IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 3, Ver. I (May.-Jun. 2017), PP 15-22 www.iosrjournals.org Reduction of Current

More information

CHAPTER 3 SIMULATION TOOLS AND

CHAPTER 3 SIMULATION TOOLS AND CHAPTER 3 SIMULATION TOOLS AND Simulation tools used in this simulation project come mainly from Integrated Systems Engineering (ISE) and SYNOPSYS and are employed in different areas of study in the simulation

More information

Manual for SunHours Sketchup plugin

Manual for SunHours Sketchup plugin Manual for SunHours Sketchup plugin (Version 2.0.8) By Alex Hall This is a list of features of the SunHours Sketchup plugin, a guide on how to use them, and some notes on the details in case you are having

More information

Business Club. Decision Trees

Business Club. Decision Trees Business Club Decision Trees Business Club Analytics Team December 2017 Index 1. Motivation- A Case Study 2. The Trees a. What is a decision tree b. Representation 3. Regression v/s Classification 4. Building

More information

CNC Milling Machines Advanced Cutting Strategies for Forging Die Manufacturing

CNC Milling Machines Advanced Cutting Strategies for Forging Die Manufacturing CNC Milling Machines Advanced Cutting Strategies for Forging Die Manufacturing Bansuwada Prashanth Reddy (AMS ) Department of Mechanical Engineering, Malla Reddy Engineering College-Autonomous, Maisammaguda,

More information

MACHINE VISION FOR SMARTPHONES. Essential machine vision camera requirements to fulfill the needs of our society

MACHINE VISION FOR SMARTPHONES. Essential machine vision camera requirements to fulfill the needs of our society MACHINE VISION FOR SMARTPHONES Essential machine vision camera requirements to fulfill the needs of our society INTRODUCTION With changes in our society, there is an increased demand in stateof-the art

More information

Full Custom Layout Optimization Using Minimum distance rule, Jogs and Depletion sharing

Full Custom Layout Optimization Using Minimum distance rule, Jogs and Depletion sharing Full Custom Layout Optimization Using Minimum distance rule, Jogs and Depletion sharing Umadevi.S #1, Vigneswaran.T #2 # Assistant Professor [Sr], School of Electronics Engineering, VIT University, Vandalur-

More information

EE 330 Laboratory 3 Layout, DRC, and LVS

EE 330 Laboratory 3 Layout, DRC, and LVS EE 330 Laboratory 3 Layout, DRC, and LVS Spring 2018 Contents Objective:... 2 Part 1 creating a layout... 2 1.1 Run DRC... 2 1.2 Stick Diagram to Physical Layer... 3 1.3 Bulk Connections... 3 1.4 Pins...

More information

The PAGE (Page Analysis and Ground-truth Elements) Format Framework

The PAGE (Page Analysis and Ground-truth Elements) Format Framework 2010,IEEE. Reprinted, with permission, frompletschacher, S and Antonacopoulos, A, The PAGE (Page Analysis and Ground-truth Elements) Format Framework, Proceedings of the 20th International Conference on

More information

I211: Information infrastructure II

I211: Information infrastructure II Data Mining: Classifier Evaluation I211: Information infrastructure II 3-nearest neighbor labeled data find class labels for the 4 data points 1 0 0 6 0 0 0 5 17 1.7 1 1 4 1 7.1 1 1 1 0.4 1 2 1 3.0 0 0.1

More information

Art of Layout Euler s path and stick diagram. Kunal Ghosh

Art of Layout Euler s path and stick diagram. Kunal Ghosh Art of Layout Euler s path and stick diagram Kunal Ghosh I wrote about Euler s path and stick diagram in two different blogs, but now is the time to show you how are they connected. It s simple and, seems,

More information

Adaptive Point Cloud Rendering

Adaptive Point Cloud Rendering 1 Adaptive Point Cloud Rendering Project Plan Final Group: May13-11 Christopher Jeffers Eric Jensen Joel Rausch Client: Siemens PLM Software Client Contact: Michael Carter Adviser: Simanta Mitra 4/29/13

More information

Computing Covering Polyhedra of Non-Convex Objects

Computing Covering Polyhedra of Non-Convex Objects Computing Covering Polyhedra of Non-Convex Objects Gunilla Borgefors 1, Ingela Nystrom 2, and Gabriella Sanniti di Baja 3 1: Centre for Image Analysis, Swedish University of Agricultural Sciences Lagerhyddvagen

More information

Robustness of Selective Desensitization Perceptron Against Irrelevant and Partially Relevant Features in Pattern Classification

Robustness of Selective Desensitization Perceptron Against Irrelevant and Partially Relevant Features in Pattern Classification Robustness of Selective Desensitization Perceptron Against Irrelevant and Partially Relevant Features in Pattern Classification Tomohiro Tanno, Kazumasa Horie, Jun Izawa, and Masahiko Morita University

More information

Design of Experiments for Coatings

Design of Experiments for Coatings 1 Rev 8/8/2006 Design of Experiments for Coatings Mark J. Anderson* and Patrick J. Whitcomb Stat-Ease, Inc., 2021 East Hennepin Ave, #480 Minneapolis, MN 55413 *Telephone: 612/378-9449 (Ext 13), Fax: 612/378-2152,

More information

Edge Equalized Treemaps

Edge Equalized Treemaps Edge Equalized Treemaps Aimi Kobayashi Department of Computer Science University of Tsukuba Ibaraki, Japan kobayashi@iplab.cs.tsukuba.ac.jp Kazuo Misue Faculty of Engineering, Information and Systems University

More information

Face Detection on Similar Color Photographs

Face Detection on Similar Color Photographs Face Detection on Similar Color Photographs Scott Leahy EE368: Digital Image Processing Professor: Bernd Girod Stanford University Spring 2003 Final Project: Face Detection Leahy, 2/2 Table of Contents

More information

New Features Overview for My Memories Suite 9

New Features Overview for My Memories Suite 9 New Features Overview for My Memories Suite 9 New Project Types You can now choose from several new project options such as Posters, Metal Prints, Canvas Prints, Social Media templates, and Photo Gifts

More information

VCSEL EOS/ESD Considerations and Lifetime Optimization

VCSEL EOS/ESD Considerations and Lifetime Optimization VCSEL EOS/ESD Considerations and Lifetime Optimization Charlie Steidl csteidl@vixarinc.com Contents 1.0 Introduction... 2 2.0 VCSEL ESD Susceptibility and Protection... 2 3.0 ESD Control... 3 4.0 EOS Control

More information

Latch-Up. Parasitic Bipolar Transistors

Latch-Up. Parasitic Bipolar Transistors Latch-Up LATCH-UP CIRCUIT Latch-up is caused by an SCR (Silicon Controlled Rectifier) circuit. Fabrication of CMOS integrated circuits with bulk silicon processing creates a parasitic SCR structure. The

More information

CHAPTER 9 INPAINTING USING SPARSE REPRESENTATION AND INVERSE DCT

CHAPTER 9 INPAINTING USING SPARSE REPRESENTATION AND INVERSE DCT CHAPTER 9 INPAINTING USING SPARSE REPRESENTATION AND INVERSE DCT 9.1 Introduction In the previous chapters the inpainting was considered as an iterative algorithm. PDE based method uses iterations to converge

More information

EE368 Project Report CD Cover Recognition Using Modified SIFT Algorithm

EE368 Project Report CD Cover Recognition Using Modified SIFT Algorithm EE368 Project Report CD Cover Recognition Using Modified SIFT Algorithm Group 1: Mina A. Makar Stanford University mamakar@stanford.edu Abstract In this report, we investigate the application of the Scale-Invariant

More information

EE434 ASIC & Digital Systems Testing

EE434 ASIC & Digital Systems Testing EE434 ASIC & Digital Systems Testing Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Introduction VLSI realization process Verification and test Ideal and real tests Costs of testing Roles of testing A

More information

Measures of Central Tendency

Measures of Central Tendency Measures of Central Tendency MATH 130, Elements of Statistics I J. Robert Buchanan Department of Mathematics Fall 2017 Introduction Measures of central tendency are designed to provide one number which

More information

Descriptive Statistics, Standard Deviation and Standard Error

Descriptive Statistics, Standard Deviation and Standard Error AP Biology Calculations: Descriptive Statistics, Standard Deviation and Standard Error SBI4UP The Scientific Method & Experimental Design Scientific method is used to explore observations and answer questions.

More information

A FINGER PRINT RECOGNISER USING FUZZY EVOLUTIONARY PROGRAMMING

A FINGER PRINT RECOGNISER USING FUZZY EVOLUTIONARY PROGRAMMING A FINGER PRINT RECOGNISER USING FUZZY EVOLUTIONARY PROGRAMMING Author1: Author2: K.Raghu Ram K.Krishna Chaitanya 4 th E.C.E 4 th E.C.E raghuram.kolipaka@gmail.com chaitu_kolluri@yahoo.com Newton s Institute

More information

Introduction to Layout design

Introduction to Layout design Introduction to Layout design Note: some figures are taken from Ref. B. Razavi, Design of Analog CMOS integrated circuits, Mc Graw-Hill, 001, and MOSIS web site: http://www.mosis.org/ 1 Introduction to

More information

EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015

EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015 EE 330 Laboratory 3 Layout, DRC, and LVS Fall 2015 Contents Objective:... 2 Part 1 Creating a layout... 2 1.1 Run DRC Early and Often... 2 1.2 Create N active and connect the transistors... 3 1.3 Vias...

More information

Nokia N90 (Toshiba ET8EA3-AS) 2.0 Megapixel CMOS Image Sensor Process Review

Nokia N90 (Toshiba ET8EA3-AS) 2.0 Megapixel CMOS Image Sensor Process Review November 21, 2005 Nokia N90 (Toshiba ET8EA3-AS) 2.0 Megapixel CMOS Image Sensor Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning

More information

Lecture: Edge Detection

Lecture: Edge Detection CMPUT 299 Winter 2007 Lecture: Edge Detection Irene Cheng Overview. What is a pixel in an image? 2. How does Photoshop, + human assistance, detect an edge in a picture/photograph? 3. Behind Photoshop -

More information

Isolated Handwritten Words Segmentation Techniques in Gurmukhi Script

Isolated Handwritten Words Segmentation Techniques in Gurmukhi Script Isolated Handwritten Words Segmentation Techniques in Gurmukhi Script Galaxy Bansal Dharamveer Sharma ABSTRACT Segmentation of handwritten words is a challenging task primarily because of structural features

More information

Image Compression With Haar Discrete Wavelet Transform

Image Compression With Haar Discrete Wavelet Transform Image Compression With Haar Discrete Wavelet Transform Cory Cox ME 535: Computational Techniques in Mech. Eng. Figure 1 : An example of the 2D discrete wavelet transform that is used in JPEG2000. Source:

More information

Integrated circuits and fabrication

Integrated circuits and fabrication Integrated circuits and fabrication Motivation So far we have discussed about the various devices that are the heartbeat of core electronics. This modules aims at giving an overview of how these solid

More information

Application of Additive Groves Ensemble with Multiple Counts Feature Evaluation to KDD Cup 09 Small Data Set

Application of Additive Groves Ensemble with Multiple Counts Feature Evaluation to KDD Cup 09 Small Data Set Application of Additive Groves Application of Additive Groves Ensemble with Multiple Counts Feature Evaluation to KDD Cup 09 Small Data Set Daria Sorokina Carnegie Mellon University Pittsburgh PA 15213

More information

SPM Users Guide. This guide elaborates on powerful ways to combine the TreeNet and GPS engines to achieve model compression and more.

SPM Users Guide. This guide elaborates on powerful ways to combine the TreeNet and GPS engines to achieve model compression and more. SPM Users Guide Model Compression via ISLE and RuleLearner This guide elaborates on powerful ways to combine the TreeNet and GPS engines to achieve model compression and more. Title: Model Compression

More information

WEKA homepage.

WEKA homepage. WEKA homepage http://www.cs.waikato.ac.nz/ml/weka/ Data mining software written in Java (distributed under the GNU Public License). Used for research, education, and applications. Comprehensive set of

More information

Extraction of Color and Texture Features of an Image

Extraction of Color and Texture Features of an Image International Journal of Engineering Research ISSN: 2348-4039 & Management Technology July-2015 Volume 2, Issue-4 Email: editor@ijermt.org www.ijermt.org Extraction of Color and Texture Features of an

More information

Power Density. Digital Control. Improvements and. Techniques Enabling. Power Management Capabilities. Technical Paper 004

Power Density. Digital Control. Improvements and. Techniques Enabling. Power Management Capabilities. Technical Paper 004 Digital Control Techniques Enabling Power Density Improvements and Power Management Capabilities Technical Paper 004 First presented at PCIM China 2007 Digital control can be used as an enabling technology

More information

CMOS Process Flow. Layout CAD Tools

CMOS Process Flow. Layout CAD Tools CMOS Process Flow See supplementary power point file for animated CMOS process flow (see class ece410 website and/or* http://www.multimedia.vt.edu/ee5545/): This file should be viewed as a slide show It

More information

AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process

AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning

More information

NVIDIA Tegra T20-H-A2 Application Processor TSMC 40 nm Low Power CMOS Process

NVIDIA Tegra T20-H-A2 Application Processor TSMC 40 nm Low Power CMOS Process NVIDIA Tegra T20-H-A2 Application Processor TSMC 40 nm Low Power CMOS Process Structural Analysis 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Structural

More information

Circuits. L3: Fabrication and Layout -1 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Circuits. L3: Fabrication and Layout -1 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number EE60: CMOS Analog Circuits L: Fabrication and Layout - (8.8.0) B. Mazhari Dept. of EE, IIT Kanpur Suppose we have a Silicon wafer which is P-type and we wish to create a region within it which is N-type

More information

Sequential Logic: Programming a Read Only Memory

Sequential Logic: Programming a Read Only Memory Juergen Wehling, ISBN 3-937658-56-4 - 1 - Sequential Logic: Programming a Read Only Memory For the competence extension in the range of the digital technology 1.1 General There are read only memories of

More information

FPGA Acceleration of 3D Component Matching using OpenCL

FPGA Acceleration of 3D Component Matching using OpenCL FPGA Acceleration of 3D Component Introduction 2D component matching, blob extraction or region extraction, is commonly used in computer vision for detecting connected regions that meet pre-determined

More information

Video Aesthetic Quality Assessment by Temporal Integration of Photo- and Motion-Based Features. Wei-Ta Chu

Video Aesthetic Quality Assessment by Temporal Integration of Photo- and Motion-Based Features. Wei-Ta Chu 1 Video Aesthetic Quality Assessment by Temporal Integration of Photo- and Motion-Based Features Wei-Ta Chu H.-H. Yeh, C.-Y. Yang, M.-S. Lee, and C.-S. Chen, Video Aesthetic Quality Assessment by Temporal

More information

A Comparison of Error Metrics for Learning Model Parameters in Bayesian Knowledge Tracing

A Comparison of Error Metrics for Learning Model Parameters in Bayesian Knowledge Tracing A Comparison of Error Metrics for Learning Model Parameters in Bayesian Knowledge Tracing Asif Dhanani Seung Yeon Lee Phitchaya Phothilimthana Zachary Pardos Electrical Engineering and Computer Sciences

More information

Data Mining: Classifier Evaluation. CSCI-B490 Seminar in Computer Science (Data Mining)

Data Mining: Classifier Evaluation. CSCI-B490 Seminar in Computer Science (Data Mining) Data Mining: Classifier Evaluation CSCI-B490 Seminar in Computer Science (Data Mining) Predictor Evaluation 1. Question: how good is our algorithm? how will we estimate its performance? 2. Question: what

More information

IMAGE COMPRESSION USING FOURIER TRANSFORMS

IMAGE COMPRESSION USING FOURIER TRANSFORMS IMAGE COMPRESSION USING FOURIER TRANSFORMS Kevin Cherry May 2, 2008 Math 4325 Compression is a technique for storing files in less space than would normally be required. This in general, has two major

More information

2D rendering takes a photo of the 2D scene with a virtual camera that selects an axis aligned rectangle from the scene. The photograph is placed into

2D rendering takes a photo of the 2D scene with a virtual camera that selects an axis aligned rectangle from the scene. The photograph is placed into 2D rendering takes a photo of the 2D scene with a virtual camera that selects an axis aligned rectangle from the scene. The photograph is placed into the viewport of the current application window. A pixel

More information