Tools for Reconfigurable Supercomputing. Kris Gaj George Mason University
|
|
- Marylou Lane
- 5 years ago
- Views:
Transcription
1 Tools for Reconfigurable Supercomputing Kris Gaj George Mason University 1
2 Application Development for Reconfigurable Computers Program Entry Platform mapping Debugging & Verification Compilation Execution 2
3 Tasks Addressed in This Presentation Program Entry Platform mapping Debugging & Verification Compilation Execution 3
4 Program Entry Program 4
5 Platform Mapping SW/HW Partitioning Program Software (executed in the microprocessor system) Hardware (executed in the reconfigurable processor system) 5
6 SW/HW Partitioning & Coding Traditional Approach Specification SW/HW Partitioning SW Coding HW Coding SW Compilation HW Compilation SW Profiling HW Profiling 6
7 SW/HW Partitioning & Coding New Approach Specification SW/HW Coding SW/HW Partitioning SW Compilation HW Compilation SW Profiling HW Profiling 7
8 Program Entry for FPGA Accelerator Boards Traditional Software Hardware HDL Graphical Data Flow Diagram HLL Extended Software Hardware 8 Increased productivity Increased capability to describe parallel execution
9 Program Entry for Reconfigurable Computers Star Bridge Software Hardware HDL porting EDIF Graphical Data Flow Diagram COM objects HLL SRC Software Hardware HDL macros Increased productivity Increased capability to describe parallel execution 9
10 Examples of Software Environments for Reconfigurable Computers DSP-oriented Corefire from Annapolis Microsystems Xtreme DSP from Xilinx Inc. & MathWorks General-purpose Viva from Star Bridge Systems SRC Software Environment from SRC Computers, Inc. 10
11 CoreFire FPGA Application Builder Design viewer Library Cores window Message Window 11 Diagram Editor
12 Xtreme DSP Environment 12
13 Star Bridge Software Environment User input Graphical User Interface VIVA Netlists.ngo files Xilinx Place & Route Application executable 13.bin files Configuration bitstreams
14 Sheets Library Object 14
15 SRC Compilation Process Application sources Macro sources.c or.f files.vhd or.v files HDL sources.v files Logic synthesis µp Compiler MAP Compiler Netlists.ngo files Object files.o files.o files Place & Route Linker Application executable.bin files Configuration bitstreams 15
16 Cray XD1 Traditional Design Flow Cores HDL RA I/F, Metadata QDR SRAM I/F Synthesize Implement Download Binary File VHDL, Verilog, C Synplicity, Leonardo, Precision, Xilinx ISE Simulate Xilinx ISE From Command line or Application Verify Modelsim 16 Xilinx ChipScope Source: [Cray, MAPLD04]
17 Cray XD1 New design flow 17 Source: [Cray, MAPLD04]
18 SGI Altix Design Flow (HDLs) IA-32 Linux Machine.v,.vhd Design Entry (Verilog, VHDL).v,.vhd Design Synthesis (Synplify Pro, Amplify).edf Design iterations.v,.vhd Design Verification Behavioral Simulation (VCS, Modelsim) Metadata Processing (Python) Design Implementation (ISE).ncd,.pcf Static Timing Analysis (ISE Timing Analyzer).cfg.bin Altix Device Programming (RASC Abstraction Layer, Device Manager, Device Driver).c Real-time Verification (gdb) 18
19 SGI Altix Design Flow (HLLs) IA-32 Linux Machine.v,.vhd HLL Design Entry (Handel-C, Impulse C, Mitrion C, Viva) Metadata Processing (Python) RTL Generation and Integration with Core Services.v,.vhd.cfg Design Synthesis (Synplify Pro, Amplify).edf Design Implementation (ISE).bin.v,.vhd.ncd,.pcf Design Verification Behavioral Simulation (VCS, Modelsim) Static Timing Analysis (ISE Timing Analyzer) Altix Device Programming (RASC Abstraction Layer, Device Manager, Device Driver).c Real-time Verification (gdb) 19
20 Platform Mapping FPGA mapping Program Hardware FPGA 1 FPGA 2 Software FPGA 3 FPGA 4 20
21 Example of FPGA Mapping FPGA 1 FPGA 2 FPGA multiply divide multiply divide add add FPGA 1 FPGA 2 multiply divide add 21
22 FPGA Mapping in SRC FPGA1.mc void fpga1(int64_t a, int64_t b, int64_t *sum, int mapno) { int64_t c, temp; } FPGA2.mc send_to_bridge(b); c = a * const1; recv_from_bridge(&temp); *sum = temp+mult; void fpga2() { int64_t a, d; } recv_from_bridge(&a); d = a/const2; send_to_bridge(d); Makefile MAPFILES = FPGA1.mc FPGA2.mc PRIMARY = FPGA1.mc SECONDARY = FPGA2.mc CHIP2 = FPGA2.mc a multiply add b FPGA 1 FPGA 2 22 sum divide
23 FPGA Mapping in VIVA TM By changing the attributes one can specify where an object is to be located 23
24 Platform Mapping FPGA-FPGA data transfer & synchronization Program Hardware FPGA 1 FPGA 2 Software FPGA 3 FPGA 4 24
25 FPGA-FPGA Data Transfer in SRC FPGA1.mc void fpga1(int64_t a, b, c, *d) { } FPGA2.mc send_to_bridge(a, b, c); computation1 recv_from_bridge(d); void fpga2() { int64_t a,b,c,d; a b c d FPGA 1 FPGA 2 computation computation 2 } recv_from_bridge(&a, &b, &c); computation2 send_to_bridge(d); 25
26 FPGA-FPGA Data Transfer in SRC 32 words 64 FIFO 64 bits FIFO 32 words bits Bridge Port 26
27 FPGA-FPGA Data Transfer in VIVA TM 27 Special partitioning objects placed between the modules to be synthesized automatically map the relevant lines between the FPGAs. For designs mapped over several FPGAs: The system description must include those FPGAs over which the design is to be mapped,
28 Platform Mapping Use of Internal and External Memories Program Hardware OCM FPGA 1 FPGA 2 Software SM FPGA 3 OCM On-Chip Memory LM Local Memory SM Shared Memory LM 28 FPGA 4
29 Using On-Chip Memory (OCM) in SRC void sum(int64_t a[], int *c, int mapno) { BANK_A_ALLOC(AL, int64_t, SIZE); FPGA ocm_a [SIZE]; int i; cm2obm_0(al, a, bytelength); AL[] SM (OBM) 64 OCM ocm_a[] wait_server_0(); for(i=0; i<size; i++) { c 32 computations ocm_a[i] = AL[i]; } for(i=0; i<size; i++) { tmp = ocm_a[i] + tmp; } } 29
30 Using On-Chip Memory (OCM) in VIVA TM Special Objects under the Memory Subsystem of the library allows the programmer to use the on chip memory of the Xilinx Virtex II chip 30
31 Platform Mapping I/O Program Hardware OCM FPGA 1 FPGA 2 Software SRC SM StarBridge 31 FPGA 3 LM FPGA 4
32 Run Time Reconfiguration in SRC Program in C or Fortran Main program Function_1(a, d, e) Function_2(d, e, f) Function_1 Macro_1(a, b, c) Macro_2(b, d) Macro_2(c, e) Function_2 Macro_3(s, t) Macro_1(n, b) Macro_4(t, k) 32 FPGA contents after the Function_1 call FPGA b Macro_2 d a Macro_1 c Macro_2 e
33 Run-time Reconfiguration in VIVA TM 33 Reconfigurati on is possible by using the spawn object. By specifying the FileName attribute a VIVA executable (.vex file) or a VIVA project can be loaded onto the same or a different FPGA.
34 Ideal Program Entry Function Program Entry 34
35 Actual Program Entry Preferred Architectures Function SW/HW Partitioning Use of FPGA Resources (multipliers, µp cores) Sequence of Run-time Reconfigurations Program Entry FPGA Mapping Data Transfers & Synchronization SW/HW Interface Use of Internal and External Memories 35
36 Evolution and the current status of tools Not implemented Manual Entry µp-fpga Partitioning FPGA-FPGA Partitioning µp-fpga Data Transfer Compiler Automated SRC Star Bridge and other vendors FPGA-FPGA Data Transfer Computation-Data transfer Overlapping Choosing component version
37 Library Development - SRC LLL (ASM) HLL (C, Fortran) HLL (C, Fortran) µp system FPGA system HDL (VHDL, Verilog) Library Developer 37 HLL (C, Fortran) HLL (C, Fortran) Application Programmer
38 Library Development - StarBridge HLL, LLL (C++, ASM) GDF (Viva) GDF (Viva) µp system FPGA system HDL (VHDL, Verilog) Library Developer 38 GDF (Viva) GDF (Viva) Application Programmer
39 Debugging & Verification 39
40 CoreFireTM FPGA Application Debugger 40
41 Corefire Simulation Insert Debug Modules During Design Editing Step Through Design Using Data Flow One Step = One Module View Value and Status of Each Debug Module Waveform or Table of Values Read and Write Directly to Registers Read and Write Directly to Memory 41
42 X86 System in VIVA TM The FileIn Object as it appears when the x86 system is loaded 42
43 X86 System in VIVA TM FileIn object as it appears when the FPGA system description is loaded. 43
44 Debugging in VIVA TM Data can be viewed with the help of widgets, which are basically input and output horns placed in a worksheet. Various display options are available to view data, options to include the kind of view desired by the viewer and the data viewed can be switched between HEX or INT. 44
45 MAP Board Execution Application Subroutine For MAP User Logic Wrapper ComList Code Code MAP Runtime Library MAP Board On-board Memory Control Processor DMA Engine ComList Processor Registers & Flags User FPGAs User Logic Macro Logic Macro Logic Macro Logic Data & Flags Macro Logic 45
46 MAP Emulator + DFG Simulator Application Subroutine For MAP User Logic Wrapper ComList Code Code MAP Runtime Library Emulator On-board Memory Control Processor DMA Engine ComList Processor Registers & Flags User FPGAs User Logic Macro C Code Macro C Code Macro C Code Data & Flags Macro C Code 46
47 MAP Emulator + Verilog Simulator Application Subroutine For MAP User Logic Wrapper ComList Code Code MAP Runtime Library Emulator VCS On-board Memory Control Processor DMA Engine ComList Processor Registers & Flags User FPGAs User Logic Macro Verilog Macro Verilog Macro Verilog Data & Flags Macro Verilog 47
48 Summary Program Entry Program entry model SRC Star Bridge Xtreme DSP Corefire HLL GDF HLL, GDF HLL, GDF Programming languages HLL C, Fortran Matlab Java GDF - VIVA IIADL Simulink Corefire Application Builder HDL VHDL, Verilog EDIF VHDL, Verilog? 48
49 Summary Partitioning & Data Transfer FPGA Mapping FPGA-FPGA Data Transfer SRC Star Bridge Xtreme DSP Corefire Separate HLL functions send-to bridge, recv-from bridge macro System attributes of objects special data transfer objects such as PE1 =>PE2_50 Separate design sheets interface library components Separate design sheets interface library components 49
50 Summary Synchronization SRC Star Bridge Xtreme DSP Corefire Implicit Explicit: Go-Done- Busy-Wait Explicit: done, empty, full, etc. Implicit 50
51 Summary Run-time reconfiguration Run-time reconfiguration SRC Star Bridge Xtreme DSP sequence of MAP function calls using spawn objects associated with VIVA executables Corefire?? 51
52 Summary Use of Internal Resources Using internal component s of FPGA SRC Star Bridge Xtreme DSP Corefire block RAM s Arrays defined inside MAP functions Special objects under the memory subsystem Memory block sets Memory operators and resources multipliers Library functions Objects under arithmetic subsystem Math block sets Modules in math library 52
53 Summary Data Types Data types SRC Star Bridge Xtreme DSP Corefire Unsigned integers 8,16,32,64 bits bits - 32, 64 bits Signed integers 8,16,32,64 bits bits - 8 bits Fixed point - fix16, fix32 signed, unsigned variable size Floating point Single & double precision Arrays 8, 16, 32, 64 bit User defined types 32-bit single precision vectors of bits 64-bit double precision - yes user-defined precision options - 32-bit single precision - - Complex bit signed integers, float - 53
54 Summary Libraries Libraries SRC Star Bridge Xtreme DSP Corefire arithmetic yes yes yes yes logic yes yes yes yes storage implicit yes yes yes memory allocation and access yes yes yes yes control yes yes yes - data transfer yes yes yes yes debugging and profiling yes yes yes yes DSP - - yes yes communication - - yes - User defined components Macros in VHDL or Verilog Objects in VIVA Black boxes in Simulink Macros in Corefire 54
55 Summary Debugging & Verification Debugging and verification SRC Star Bridge Xtreme DSP Corefire software emulation yes yes yes no HDL simulation yes no yes no 55
56 Summary Third Party Tools & I/O Use of external tools logic synthesis SRC Star Bridge Xtreme DSP Corefire Synplicity Synplify Pro - Synplicity Synplify Pro, Mentor Graphics Leonardo Spectrum, Xilinx XST MAP, PAR Xilinx ISE Xilinx ISE Xilinx ISE Xilinx ISE µp compilation Intel - Matlab - Schematic capture HDL simulation Components of the environment Input and output - VIVA Simulink Application Builder VCS - ModelSim - Editors, compiler, DFG behavioral simulator, VCS HDL simulator standard HLL i/o functions, files VIVA (program entry, compiler, debugging and verification, execution environment) Simulink program entry, HDL simulator, synthesis compiler, place and route tool - Application builder, debugger widgets, files files, block sets files, waveforms, tables 56
57 SRC Star Bridge Sashisu Bajracharya (GMU) Esmail Chitalwala (GWU) Esam El-Araby (GWU) Miaoqing Huang (GWU) Allen Michalski (USC) Nghi Nguyen (GMU) Proshanta Saha (GWU) Nandkishore Sastry (GMU) Chang Shu (GMU) Mohamed Taher (GWU) Acknowledgements 57
An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers
An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers Allen Michalski 1, Kris Gaj 1, Tarek El-Ghazawi 2 1 ECE Department, George Mason University
More informationMohamed Taher The George Washington University
Experience Programming Current HPRCs Mohamed Taher The George Washington University Acknowledgements GWU: Prof.\Tarek El-Ghazawi and Esam El-Araby GMU: Prof.\Kris Gaj ARSC SRC SGI CRAY 2 Outline Introduction
More informationECE 699: Lecture 12. Introduction to High-Level Synthesis
ECE 699: Lecture 12 Introduction to High-Level Synthesis Required Reading The ZYNQ Book Chapter 14: Spotlight on High-Level Synthesis Chapter 15: Vivado HLS: A Closer Look S. Neuendorffer and F. Martinez-Vallina,
More informationMaster s Thesis Presentation Hoang Le Director: Dr. Kris Gaj
Master s Thesis Presentation Hoang Le Director: Dr. Kris Gaj Outline RSA ECM Reconfigurable Computing Platforms, Languages and Programming Environments Partitioning t ECM Code between HDLs and HLLs Implementation
More informationReconfigurable Hardware Implementation of Mesh Routing in the Number Field Sieve Factorization
Reconfigurable Hardware Implementation of Mesh Routing in the Number Field Sieve Factorization Sashisu Bajracharya, Deapesh Misra, Kris Gaj George Mason University Tarek El-Ghazawi The George Washington
More informationImplementation of Elliptic Curve Cryptosystems over GF(2 n ) in Optimal Normal Basis on a Reconfigurable Computer
Implementation of Elliptic Curve Cryptosystems over GF(2 n ) in Optimal Normal Basis on a Reconfigurable Computer Sashisu Bajracharya, Chang Shu, Kris Gaj George Mason University Tarek El-Ghazawi The George
More informationISE Design Suite Software Manuals and Help
ISE Design Suite Software Manuals and Help These documents support the Xilinx ISE Design Suite. Click a document title on the left to view a document, or click a design step in the following figure to
More informationA Framework to Improve IP Portability on Reconfigurable Computers
A Framework to Improve IP Portability on Reconfigurable Computers Miaoqing Huang, Ivan Gonzalez, Sergio Lopez-Buedo, and Tarek El-Ghazawi NSF Center for High-Performance Reconfigurable Computing (CHREC)
More informationAgenda. Introduction FPGA DSP platforms Design challenges New programming models for FPGAs
New Directions in Programming FPGAs for DSP Dr. Jim Hwang Xilinx, Inc. Agenda Introduction FPGA DSP platforms Design challenges New programming models for FPGAs System Generator Getting your math into
More informationIntro to System Generator. Objectives. After completing this module, you will be able to:
Intro to System Generator This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Explain why there is a need for an integrated
More informationThis article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and
This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution
More informationRECONFIGURABLE COMPUTING: A DESIGN AND IMPLEMENTATION STUDY OF ELLIPTIC CURVE METHOD OF FACTORING USING SRC CARTE-C AND CELOXICA HANDEL-C
RECONFIGURABLE COMPUTING: A DESIGN AND IMPLEMENTATION STUDY OF ELLIPTIC CURVE METHOD OF FACTORING USING SRC CARTE-C AND CELOXICA HANDEL-C Committee: by Hoang Le A Thesis Submitted to the Graduate Faculty
More informationBasic Xilinx Design Capture. Objectives. After completing this module, you will be able to:
Basic Xilinx Design Capture This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: List various blocksets available in System
More informationEvaluation of the RTL Synthesis Tools for FPGA/PLD Design. M.Matveev. Rice University. August 10, 2001
Evaluation of the RTL Synthesis Tools for FPGA/PLD Design M.Matveev Rice University August 10, 2001 Xilinx: Foundation ISE Design Entry: VHDL, Verilog, schematic, ABEL Synthesis: Xilinx XST, Synopsys FPGA
More informationPerformance and Overhead in a Hybrid Reconfigurable Computer
Performance and Overhead in a Hybrid Reconfigurable Computer Osman Devrim Fidanci 1, Dan Poznanovic 2, Kris Gaj 3, Tarek El-Ghazawi 1, Nikitas Alexandridis 1 1 George Washington University, 2 SRC Computers
More informationMATLAB/Simulink 기반의프로그래머블 SoC 설계및검증
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 이웅재부장 Application Engineering Group 2014 The MathWorks, Inc. 1 Agenda Introduction ZYNQ Design Process Model-Based Design Workflow Prototyping and Verification Processor
More informationImplementing MATLAB Algorithms in FPGAs and ASICs By Alexander Schreiber Senior Application Engineer MathWorks
Implementing MATLAB Algorithms in FPGAs and ASICs By Alexander Schreiber Senior Application Engineer MathWorks 2014 The MathWorks, Inc. 1 Traditional Implementation Workflow: Challenges Algorithm Development
More informationCover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
More informationEnd User Update: High-Performance Reconfigurable Computing
End User Update: High-Performance Reconfigurable Computing Tarek El-Ghazawi Director, GW Institute for Massively Parallel Applications and Computing Technologies(IMPACT) Co-Director, NSF Center for High-Performance
More informationDESIGN STRATEGIES & TOOLS UTILIZED
CHAPTER 7 DESIGN STRATEGIES & TOOLS UTILIZED 7-1. Field Programmable Gate Array The internal architecture of an FPGA consist of several uncommitted logic blocks in which the design is to be encoded. The
More informationCover TBD. intel Quartus prime Design software
Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a
More informationOptimize DSP Designs and Code using Fixed-Point Designer
Optimize DSP Designs and Code using Fixed-Point Designer MathWorks Korea 이웅재부장 Senior Application Engineer 2013 The MathWorks, Inc. 1 Agenda Fixed-point concepts Introducing Fixed-Point Designer Overview
More informationIn the past few years, high-performance computing. The Promise of High-Performance Reconfigurable Computing
R E S E A R C H F E A T U R E The Promise of High-Performance Reconfigurable Computing Tarek El-Ghazawi, Esam El-Araby, and Miaoqing Huang, George Washington University Kris Gaj, George Mason University
More informationAccelDSP tutorial 2 (Matlab.m to HDL for Xilinx) Ronak Gandhi Syracuse University Fall
AccelDSP tutorial 2 (Matlab.m to HDL for Xilinx) Ronak Gandhi Syracuse University Fall 2009-10 AccelDSP Getting Started Tutorial Introduction This tutorial exercise will guide you through the process of
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering. Winter/Summer Training
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering Winter/Summer Training Level 2 continues. 3 rd Year 4 th Year FIG-3 Level 1 (Basic & Mandatory) & Level 1.1 and
More informationGraduate Institute of Electronics Engineering, NTU FPGA Design with Xilinx ISE
FPGA Design with Xilinx ISE Presenter: Shu-yen Lin Advisor: Prof. An-Yeu Wu 2005/6/6 ACCESS IC LAB Outline Concepts of Xilinx FPGA Xilinx FPGA Architecture Introduction to ISE Code Generator Constraints
More informationOn Using Simulink to Program SRC-6 Reconfigurable Computer
In Proc. 9 th Military and Aerospace Programmable Logic Devices (MAPLD) International Conference September, 2006, Washington, DC. On Using Simulink to Program SRC-6 Reconfigurable Computer David Meixner,
More informationCHAPTER-IV IMPLEMENTATION AND ANALYSIS OF FPGA-BASED DESIGN OF 32-BIT FPAU
CHAPTER-IV IMPLEMENTATION AND ANALYSIS OF FPGA-BASED DESIGN OF 32-BIT FPAU The design of 32 bit FPAU using VHDL presented in chapter III needs to be further implemented and tested on FPGA platform and
More informationDSP Builder Handbook Volume 1: Introduction to DSP Builder
DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com HB_DSPB_INTRO-5.1 Document last updated for Altera Complete Design
More informationModel-Based Design for Video/Image Processing Applications
Model-Based Design for Video/Image Processing Applications The MathWorks Agenda Model-Based Design From MATLAB and Simulink to Altera FPGA Step-by-step design and implementation of edge detection algorithm
More informationIntegrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top
More informationIn the past few years, high-performance computing. The Promise of High-Performance Reconfigurable Computing
R E S E A R C H F E A T U R E The Promise of High-Performance Reconfigurable Computing Tarek El-Ghazawi, Esam El-Araby, and Miaoqing Huang, George Washington University Kris Gaj, George Mason University
More informationFPGA: What? Why? Marco D. Santambrogio
FPGA: What? Why? Marco D. Santambrogio marco.santambrogio@polimi.it 2 Reconfigurable Hardware Reconfigurable computing is intended to fill the gap between hardware and software, achieving potentially much
More informationAccelDSP Synthesis Tool
AccelDSP Synthesis Tool Release Notes R R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of designs to operate on, or interface
More informationEvolution of CAD Tools & Verilog HDL Definition
Evolution of CAD Tools & Verilog HDL Definition K.Sivasankaran Assistant Professor (Senior) VLSI Division School of Electronics Engineering VIT University Outline Evolution of CAD Different CAD Tools for
More informationCan High-Level Synthesis Compete Against a Hand-Written Code in the Cryptographic Domain? A Case Study
Can High-Level Synthesis Compete Against a Hand-Written Code in the Cryptographic Domain? A Case Study Ekawat Homsirikamol & Kris Gaj George Mason University USA Project supported by NSF Grant #1314540
More informationUsing FPGAs in Supercomputing Reconfigurable Supercomputing
Using FPGAs in Supercomputing Reconfigurable Supercomputing Why FPGAs? FPGAs are 10 100x faster than a modern Itanium or Opteron Performance gap is likely to grow further in the future Several major vendors
More informationHardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC
More informationMOJTABA MAHDAVI Mojtaba Mahdavi DSP Design Course, EIT Department, Lund University, Sweden
High Level Synthesis with Catapult MOJTABA MAHDAVI 1 Outline High Level Synthesis HLS Design Flow in Catapult Data Types Project Creation Design Setup Data Flow Analysis Resource Allocation Scheduling
More informationA Rapid Prototyping Methodology for Algorithm Development in Wireless Communications
A Rapid Prototyping Methodology for Algorithm Development in Wireless Communications Abstract: Rapid prototyping has become an important means to verify the performance and feasibility of algorithms and
More informationSECURE PARTIAL RECONFIGURATION OF FPGAs. Amir S. Zeineddini Kris Gaj
SECURE PARTIAL RECONFIGURATION OF FPGAs Amir S. Zeineddini Kris Gaj Outline FPGAs Security Our scheme Implementation approach Experimental results Conclusions FPGAs SECURITY SRAM FPGA Security Designer/Vendor
More informationFPGA Based Digital Design Using Verilog HDL
FPGA Based Digital Design Using Course Designed by: IRFAN FAISAL MIR ( Verilog / FPGA Designer ) irfanfaisalmir@yahoo.com * Organized by Electronics Division Integrated Circuits Uses for digital IC technology
More informationFPGAs Provide Reconfigurable DSP Solutions
FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors
More informationCase Study on DiaHDL: A Web-based Electronic Design Automation Tool for Education Purpose
Case Study on DiaHDL: A Web-based Electronic Design Automation Tool for Education Purpose Muhammad Shoaib Iqbal Ansari, Thomas Schumann Faculty of Electrical Engineering h da University of Applied Sciences
More informationDSP Builder Handbook Volume 1: Introduction to DSP Builder
DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com HB_DSPB_INTRO-4.0 Document last updated for Altera Complete Design
More informationModeling a 4G LTE System in MATLAB
Modeling a 4G LTE System in MATLAB Part 3: Path to implementation (C and HDL) Houman Zarrinkoub PhD. Signal Processing Product Manager MathWorks houmanz@mathworks.com 2011 The MathWorks, Inc. 1 LTE Downlink
More informationPlanAhead Release Notes
PlanAhead Release Notes What s New in the 11.1 Release UG656(v 11.1.0) April 27, 2009 PlanAhead 11.1 Release Notes Page 1 Table of Contents What s New in the PlanAhead 11.1 Release... 4 Device Support...
More informationIMPLICIT+EXPLICIT Architecture
IMPLICIT+EXPLICIT Architecture Fortran Carte Programming Environment C Implicitly Controlled Device Dense logic device Typically fixed logic µp, DSP, ASIC, etc. Implicit Device Explicit Device Explicitly
More informationSimXMD Simulation-based HW/SW Co-debugging for field-programmable Systems-on-Chip
SimXMD Simulation-based HW/SW Co-debugging for field-programmable Systems-on-Chip Ruediger Willenberg and Paul Chow High-Performance Reconfigurable Computing Group University of Toronto September 4, 2013
More informationIntroduction to DSP/FPGA Programming Using MATLAB Simulink
دوازدهمين سمينار ساليانه دانشكده مهندسي برق فناوری های الکترونيک قدرت اسفند 93 Introduction to DSP/FPGA Programming Using MATLAB Simulink By: Dr. M.R. Zolghadri Dr. M. Shahbazi N. Noroozi 2 Table of main
More informationTutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim. ver. 1.3
Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim ver. 1.3 1 Prepared by Marcin Rogawski, Ekawat (Ice) Homsirikamol, Kishorekum Surapathi, and Dr. Kris Gaj The example codes used in
More informationUniversity of Massachusetts Amherst Department of Electrical & Computer Engineering
University of Massachusetts Amherst Department of Electrical & Computer Engineering ECE 696 Independent Study Fall 2005 Final Report Title: Efficient RTL Synthesis of DSP Algorithms Supervisor: Prof. Maciej
More informationHardware Oriented Security
1 / 20 Hardware Oriented Security SRC-7 Programming Basics and Pipelining Miaoqing Huang University of Arkansas Fall 2014 2 / 20 Outline Basics of SRC-7 Programming Pipelining 3 / 20 Framework of Program
More informationIP Module Evaluation Tutorial
isplevercore TM IP Module Evaluation Tutorial Table Of Contents Getting Started... 2 Other Tutorial Versions and Formats... 2 Supported Technologies... 2 Tutorial Location... 2 Directory Path Description...
More informationIntel Quartus Prime Pro Edition Software and Device Support Release Notes
Intel Quartus Prime Pro Edition Software and Device Support Release Notes Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Version 17.1... 3 1.1 New Features and Enhancements...3
More informationOptimizing HW/SW Partition of a Complex Embedded Systems. Simon George November 2015.
Optimizing HW/SW Partition of a Complex Embedded Systems Simon George November 2015 Zynq-7000 All Programmable SoC HP ACP GP Page 2 Zynq UltraScale+ MPSoC Page 3 HW/SW Optimization Challenges application()
More informationFPGA-Based Rapid Prototyping of Digital Signal Processing Systems
FPGA-Based Rapid Prototyping of Digital Signal Processing Systems Kevin Banovic, Mohammed A. S. Khalid, and Esam Abdel-Raheem Presented By Kevin Banovic July 29, 2005 To be presented at the 48 th Midwest
More informationParallel Programming of High-Performance Reconfigurable Computing Systems with Unified Parallel C
Parallel Programming of High-Performance Reconfigurable Computing Systems with Unified Parallel C Tarek El-Ghazawi, Olivier Serres, Samy Bahra, Miaoqing Huang and Esam El-Araby Department of Electrical
More informationSDR Spring KOMSYS-F6: Programmable Digital Devices (FPGAs)
SDR Spring 2006 KOMSYS-F6: Programmable Digital Devices (FPGAs) Lecture 4 Jan Hvolgaard Mikkelsen Aalborg University 2006 Agenda What was the story about VHDL? o Quick recap from Lecture 3. Illustration
More informationModel-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany
Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1 Agenda Model-Based Design of embedded Systems Software Implementation
More informationAccelerating FPGA/ASIC Design and Verification
Accelerating FPGA/ASIC Design and Verification Tabrez Khan Senior Application Engineer Vidya Viswanathan Application Engineer 2015 The MathWorks, Inc. 1 Agenda Challeges with Traditional Implementation
More informationSimXMD: Simulation-based HW/SW Co-Debugging for FPGA Embedded Systems
FPGAworld 2014 SimXMD: Simulation-based HW/SW Co-Debugging for FPGA Embedded Systems Ruediger Willenberg and Paul Chow High-Performance Reconfigurable Computing Group University of Toronto September 9,
More informationAn Overview of a Compiler for Mapping MATLAB Programs onto FPGAs
An Overview of a Compiler for Mapping MATLAB Programs onto FPGAs P. Banerjee Department of Electrical and Computer Engineering Northwestern University 2145 Sheridan Road, Evanston, IL-60208 banerjee@ece.northwestern.edu
More informationFPGA Implementation and Validation of the Asynchronous Array of simple Processors
FPGA Implementation and Validation of the Asynchronous Array of simple Processors Jeremy W. Webb VLSI Computation Laboratory Department of ECE University of California, Davis One Shields Avenue Davis,
More informationSimXMD Co-Debugging Software and Hardware in FPGA Embedded Systems
University of Toronto FPGA Seminar SimXMD Co-Debugging Software and Hardware in FPGA Embedded Systems Ruediger Willenberg and Paul Chow High-Performance Reconfigurable Computing Group University of Toronto
More informationCircuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web:
Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web: www.vhdl.us Appendix C Xilinx ISE Tutorial (ISE 11.1) This tutorial is based on ISE 11.1 WebPack (free at
More informationActel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial
Actel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial 1 Table of Contents Design Flow in Libero TM IDE v2.3 Step 1 - Design Creation 3 Step 2 - Design Verification
More informationChipScope Demo Instructions
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Overview ChipScope is an embedded, software based logic analyzer. By inserting an intergrated
More informationESL design with the Agility Compiler for SystemC
ESL design with the Agility Compiler for SystemC SystemC behavioral design & synthesis Steve Chappell & Chris Sullivan Celoxica ESL design portfolio Complete ESL design environment Streaming Video Processing
More informationCAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA
CAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA Pavel Plotnikov Vladimir State University, Russia, Gorky str., 87, 600000, plotnikov_pv@inbox.ru In given article analyze of DF design flows,
More informationUsing ChipScope. Overview. Detailed Instructions: Step 1 Creating a new Project
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Using ChipScope Overview ChipScope is an embedded, software based logic analyzer. By
More informationPark Sung Chul. AE MentorGraphics Korea
PGA Design rom Concept to Silicon Park Sung Chul AE MentorGraphics Korea The Challenge of Complex Chip Design ASIC Complex Chip Design ASIC or FPGA? N FPGA Design FPGA Embedded Core? Y FPSoC Design Considerations
More informationV8-uRISC 8-bit RISC Microprocessor AllianceCORE Facts Core Specifics VAutomation, Inc. Supported Devices/Resources Remaining I/O CLBs
V8-uRISC 8-bit RISC Microprocessor February 8, 1998 Product Specification VAutomation, Inc. 20 Trafalgar Square Nashua, NH 03063 Phone: +1 603-882-2282 Fax: +1 603-882-1587 E-mail: sales@vautomation.com
More informationESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)
ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages
More informationSpartanMC. SpartanMC. Quick Guide
Table of Contents 1. Overview...1 2. Getting Started with... 1 2.1. Requirements... 1 2.2. Downloading SoC Kit... 2 2.3. Unpacking the Archives... 2 2.4. Setting Up Your Environment... 2 2.5. Configuring
More informationSupport for Programming Reconfigurable Supercomputers
Support for Programming Reconfigurable Supercomputers Miriam Leeser Nicholas Moore, Albert Conti Dept. of Electrical and Computer Engineering Northeastern University Boston, MA Laurie Smith King Dept.
More informationII. LITERATURE SURVEY
Hardware Co-Simulation of Sobel Edge Detection Using FPGA and System Generator Sneha Moon 1, Prof Meena Chavan 2 1,2 Department of Electronics BVUCOE Pune India Abstract: This paper implements an image
More informationTutorial - Using Xilinx System Generator 14.6 for Co-Simulation on Digilent NEXYS3 (Spartan-6) Board
Tutorial - Using Xilinx System Generator 14.6 for Co-Simulation on Digilent NEXYS3 (Spartan-6) Board Shawki Areibi August 15, 2017 1 Introduction Xilinx System Generator provides a set of Simulink blocks
More informationAn Optimized Hardware Architecture for the Montgomery Multiplication Algorithm
An Optimized Hardware Architecture for the Montgomery Multiplication Algorithm Miaoqing Huang 1, Kris Gaj 2, Soonhak Kwon 3, Tarek El-Ghazawi 1 1 The George Washington University, Washington, D.C., U.S.A.
More informationSynthesis Options FPGA and ASIC Technology Comparison - 1
Synthesis Options Comparison - 1 2009 Xilinx, Inc. All Rights Reserved Welcome If you are new to FPGA design, this module will help you synthesize your design properly These synthesis techniques promote
More informationNEW FPGA DESIGN AND VERIFICATION TECHNIQUES MICHAL HUSEJKO IT-PES-ES
NEW FPGA DESIGN AND VERIFICATION TECHNIQUES MICHAL HUSEJKO IT-PES-ES Design: Part 1 High Level Synthesis (Xilinx Vivado HLS) Part 2 SDSoC (Xilinx, HLS + ARM) Part 3 OpenCL (Altera OpenCL SDK) Verification:
More informationAn introduction to CoCentric
A Hand-Out 1 An introduction to CoCentric Las Palmas de G. C., Spain Jun, 27 th, 2002 Agenda 2 System-level SoC design What is SystemC? CoCentric System Studio SystemC based designs verification CoCentric
More informationFPGA Solutions: Modular Architecture for Peak Performance
FPGA Solutions: Modular Architecture for Peak Performance Real Time & Embedded Computing Conference Houston, TX June 17, 2004 Andy Reddig President & CTO andyr@tekmicro.com Agenda Company Overview FPGA
More informationFPGA briefing Part II FPGA development DMW: FPGA development DMW:
FPGA briefing Part II FPGA development FPGA development 1 FPGA development FPGA development : Domain level analysis (Level 3). System level design (Level 2). Module level design (Level 1). Academical focus
More information[Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개
[Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개 정승혁과장 Senior Application Engineer MathWorks Korea 2015 The MathWorks, Inc. 1 Outline When FPGA, ASIC, or System-on-Chip (SoC) hardware is needed Hardware
More informationTutorial on FPGA Design Flow based on Aldec Active HDL. Ver 1.5
Tutorial on FPGA Design Flow based on Aldec Active HDL Ver 1.5 1 Prepared by Ekawat (Ice) Homsirikamol, Marcin Rogawski, Jeremy Kelly, John Pham, and Dr. Kris Gaj This tutorial assumes that you have basic
More informationVirtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009
Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009 Getting Started Q: Where can I purchase a kit? A: Once the order entry is open, you can purchase your ML605 kit online at: http://www.xilinx.com/onlinestore/v6_boards.htm
More informationSimulink Design Environment
EE219A Spring 2008 Special Topics in Circuits and Signal Processing Lecture 4 Simulink Design Environment Dejan Markovic dejan@ee.ucla.edu Announcements Class wiki Material being constantly updated Please
More informationOUTLINE RTL DESIGN WITH ARX
1 2 RTL DESIGN WITH ARX IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING Sabih H. Gerez University of Twente OUTLINE Design languages Arx motivation and alternatives Main features of Arx Arx language elements
More informationImplementation of Elliptic Curve Cryptosystems over GF(2 n ) in Optimal Normal Basis on a Reconfigurable Computer
Implementation of Elliptic Curve Cryptosystems over GF(2 n ) in Optimal Normal Basis on a Reconfigurable Computer Sashisu Bajracharya 1, Chang Shu 1, Kris Gaj 1, Tarek El-Ghazawi 2 1 ECE Department, George
More informationExperiment 3. Digital Circuit Prototyping Using FPGAs
Experiment 3. Digital Circuit Prototyping Using FPGAs Masud ul Hasan Muhammad Elrabaa Ahmad Khayyat Version 151, 11 September 2015 Table of Contents 1. Objectives 2. Materials Required 3. Background 3.1.
More informationUNIVERSITY OF CALIFORNIA, SAN DIEGO. Reconfigurable Computing Platform. A thesis submitted in partial satisfaction of the
UNIVERSITY OF CALIFORNIA, SAN DIEGO An Overview and Benchmark Study of the Starbridge Reconfigurable Computing Platform A thesis submitted in partial satisfaction of the requirements for the degree Master
More informationMODEL BASED HARDWARE DESIGN WITH SIMULINK HDL CODER
MODEL BASED HARDWARE DESIGN WITH SIMULINK HDL CODER Krasimira Filipova 1), Tsvetomir Dimov 2) 1) Technical University of Sofia, Faculty of Automation, 8 Kliment Ohridski, 1000 Sofia, Bulgaria, Phone: +359
More informationDSP Flow for SmartFusion2 and IGLOO2 Devices - Libero SoC v11.6 TU0312 Quickstart and Design Tutorial
DSP Flow for SmartFusion2 and IGLOO2 Devices - Libero SoC v11.6 TU0312 Quickstart and Design Tutorial Table of Contents Introduction... 3 Tutorial Requirements... 3 Synphony Model Compiler ME (Microsemi
More informationChapter 9: Integration of Full ASIP and its FPGA Implementation
Chapter 9: Integration of Full ASIP and its FPGA Implementation 9.1 Introduction A top-level module has been created for the ASIP in VHDL in which all the blocks have been instantiated at the Register
More informationModel-Based FPGA Embedded-Processor Systems Design Methodologies: Modeling, Syntheses, Implementation and Validation
Model-Based FPGA Embedded-Processor Systems Design Methodologies: Modeling, Syntheses, Implementation and Validation V.A. Akpan Department of Physics Electronics Federal University of Technology Akure,
More informationNCSA Reconfigurable Systems Summer Institute July, Michael Babst DSPlogic, Inc x705. DSPlogic Proprietary
Reconfigurable Practical Reconfigurable Computing Computing Made Easy! Today NCSA Reconfigurable Systems Summer Institute July, 2005 Michael Babst DSPlogic, Inc. www.dsplogic.com 301-977-5970 x705 DSPlogic
More informationReconfigurable supercomputing has shown
C O V E R F E A T U R E Trident: From High-Level Language to Hardware Circuitry Justin L. Tripp, Los Alamos National Laboratory Maya B. Gokhale, Lawrence Livermore National Laboratory Kristopher D. Peterson,
More informationAdvanced module: Video en/decoder on Virtex 5
Advanced module: Video en/decoder on Virtex 5 Content 1. Advanced module: Video en/decoder on Virtex 5... 2 1.1. Introduction to the lab environment... 3 1.1.1. Remote control... 4 1.2. Getting started
More informationFPGA Design Flow 1. All About FPGA
FPGA Design Flow 1 In this part of tutorial we are going to have a short intro on FPGA design flow. A simplified version of FPGA design flow is given in the flowing diagram. FPGA Design Flow 2 FPGA_Design_FLOW
More information