Gesture Controller. Enoch Lam, Xihao Li, Rahat Mahmood

Size: px
Start display at page:

Download "Gesture Controller. Enoch Lam, Xihao Li, Rahat Mahmood"

Transcription

1 Gesture Controller Enoch Lam, Xihao Li, Rahat Mahmood Prof. Paul Chow Digital Systems Design, Spring 2011

2 Outline Overview System Design Original Design Final Design Changes Algorithms Implementation Existing IP Our IP Design Process Experiences Digital Systems Design, 2011 Gesture Controller 1

3 System Design Original Design Four subsystems: 1. Gesture Parsing 2. Gesture Recognition 3. System Controller 4. Remote Communication Digital Systems Design, 2011 Gesture Controller 2

4 System Design Final Design Video to RAM MPMC Cursor Finder 1 Video Decoder (Physical Device) MicroBlaze System Controller 3 UARTLite Three subsystems: IIC - Video Decoder Configurator Command Generator 1. Cursor Finder 2. Gesture Processer Video Capture PC Commands 3. System Controller Gesture Processor 2 * Rest is infrastructure Raw Test Gesture Buffer Scaled Test Gesture Bufer Reference Gesture Buffer VGA Output Debug Screen Digital Systems Design, 2011 Gesture Controller 3

5 System Design Changes Subsystem Original Final Gesture Parsing Gesture Recognition System Controller o Find cursor (shape + colour) o Create path (interpolation) o Crop and scale gesture o Write gesture buffer o Load references from mem o Compare test vs all refs o Pass best match to system controller o Initialize system o Read ready/done signals from modules, coordinate modules o Find cursor (shape + colour) o Pass to system controller via shared memory o Compare test vs the ref loaded into internal buffer o Pass each comparison result to system controller o Generate debug video signal o Initialize system o Generate ref gestures o Load ref gestures to buffers o Compare recognizer results o Send signals to remote PC Remote Comm. o Send commands to PC o Merged into sys controller Digital Systems Design, 2011 Gesture Controller 4

6 System Design Algorithms o Gesture Parsing o Look for pixels with key colour (defined by a range) o Gesture Recognition o Normalize input gesture to reference dimensions o Run it through neural network (impl. Gesture Processor) o Input: Test gesture pixels o Neuron parameters: Reference gestures o Output: Match score o Gesture Creation o Run image through Gaussian Filter for encoding probability Digital Systems Design, 2011 Gesture Controller 5

7 Implementation Existing IP IP Source Function Video to RAM Jeffrey Goeders Buffer raw video to RAM MPMC Xilinx Memory controller IIC Xilinx Low speed communication module, configures video decoder UartLite Xilinx Serial I/O between PC and board MicroBlaze Xilinx General purpose soft processor, used as system controller BRAM Blocks Xilinx Gesture buffers Hardware Divider Xilinx Gesture processor functionality PLB Xilinx System Buses Paddle Detector* Past Project, Virtual Pong, 2010 Modified to create cursor finder Digital Systems Design, 2011 Gesture Controller 6

8 Implementation Our IP IP, module Type Function System Controller Gesture Processor Cursor Finder* Command Gen. Software Hardware Hardware Software o Runs on Microblaze o Communicates results from cursor finder to gesture processor o Interprets gesture processor s results o Signals remote PC o Implements neural network as a pipelined pixel processor o Contains local gesture buffers o Normalizes test gesture o Compares against the ref gesture residing in local buffer o Generate VGA output displaying local buffers o Looks for cursor o Passes coordinate to system controller through shared memory o Runs on remote PC o Monitors serial (USB) port for signals from board o Interprets signals and executes task based on signal o Displays system feedback messages from board Digital Systems Design, 2011 Gesture Controller 7

9 Implementation Design Process Define interfaces Model in software Independently developed all modules Test in small projects Incremental integration Digital Systems Design, 2011 Gesture Controller 8

10 Experiences Software easier than hardware Use proper source control Develop individually, debug as group Communicate interfaces in writing, verbal communication is lossy Don t need all details to start coding, they change anyways Digital Systems Design, 2011 Gesture Controller 9

11 Questions? Digital Systems Design, 2011 Gesture Controller 10

Embedded Real-Time Video Processing System on FPGA

Embedded Real-Time Video Processing System on FPGA Embedded Real-Time Video Processing System on FPGA Yahia Said 1, Taoufik Saidani 1, Fethi Smach 2, Mohamed Atri 1, and Hichem Snoussi 3 1 Laboratory of Electronics and Microelectronics (EμE), Faculty of

More information

ECE532 Design Project Final Report

ECE532 Design Project Final Report ECE532 Design Project Final Report Latchezar Dimitrov, Jonathon Riley, Steven Doo 1 Overview 1.1 Goals The goal of this project was to implement a laser pointer screen interface system and use that in

More information

Hardware Design. University of Pannonia Dept. Of Electrical Engineering and Information Systems. MicroBlaze v.8.10 / v.8.20

Hardware Design. University of Pannonia Dept. Of Electrical Engineering and Information Systems. MicroBlaze v.8.10 / v.8.20 University of Pannonia Dept. Of Electrical Engineering and Information Systems Hardware Design MicroBlaze v.8.10 / v.8.20 Instructor: Zsolt Vörösházi, PhD. This material exempt per Department of Commerce

More information

A HOG-based Real-time and Multi-scale Pedestrian Detector Demonstration System on FPGA

A HOG-based Real-time and Multi-scale Pedestrian Detector Demonstration System on FPGA Institute of Microelectronic Systems A HOG-based Real-time and Multi-scale Pedestrian Detector Demonstration System on FPGA J. Dürre, D. Paradzik and H. Blume FPGA 2018 Outline Pedestrian detection with

More information

A software platform to support dynamically reconfigurable Systems-on-Chip under the GNU/Linux operating system

A software platform to support dynamically reconfigurable Systems-on-Chip under the GNU/Linux operating system A software platform to support dynamically reconfigurable Systems-on-Chip under the GNU/Linux operating system 26th July 2005 Alberto Donato donato@elet.polimi.it Relatore: Prof. Fabrizio Ferrandi Correlatore:

More information

Efficiency and memory footprint of Xilkernel for the Microblaze soft processor

Efficiency and memory footprint of Xilkernel for the Microblaze soft processor Efficiency and memory footprint of Xilkernel for the Microblaze soft processor Dariusz Caban, Institute of Informatics, Gliwice, Poland - June 18, 2014 The use of a real-time multitasking kernel simplifies

More information

Group Report. First Person Shooter Project. Professor: Paul Chow. TA: Vincent Mirian. Patrick Judd ( Ian Katsuno ( Bao Le

Group Report. First Person Shooter Project. Professor: Paul Chow. TA: Vincent Mirian. Patrick Judd ( Ian Katsuno ( Bao Le ECE 532 DIGITAL SYSTEM DESIGN Professor: Paul Chow TA: Vincent Mirian Group Report First Person Shooter Project Patrick Judd ( Ian Katsuno ( Bao Le Table of Contents Overview... 2 Project Description...

More information

Hardware Implementation of TRaX Architecture

Hardware Implementation of TRaX Architecture Hardware Implementation of TRaX Architecture Thesis Project Proposal Tim George I. Project Summery The hardware ray tracing group at the University of Utah has designed an architecture for rendering graphics

More information

Fast dynamic and partial reconfiguration Data Path

Fast dynamic and partial reconfiguration Data Path Fast dynamic and partial reconfiguration Data Path with low Michael Hübner 1, Diana Göhringer 2, Juanjo Noguera 3, Jürgen Becker 1 1 Karlsruhe Institute t of Technology (KIT), Germany 2 Fraunhofer IOSB,

More information

CogniSight, image recognition engine

CogniSight, image recognition engine CogniSight, image recognition engine Making sense of video and images Generating insights, meta data and decision Applications 2 Inspect, Sort Identify, Track Detect, Count Search, Tag Match, Compare Find,

More information

ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University

ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University Prof. Sunil Khatri TA: Monther Abusultan (Lab exercises created by A. Targhetta / P. Gratz)

More information

DRPM architecture overview

DRPM architecture overview DRPM architecture overview Jens Hagemeyer, Dirk Jungewelter, Dario Cozzi, Sebastian Korf, Mario Porrmann Center of Excellence Cognitive action Technology, Bielefeld University, Germany Project partners:

More information

VT100 { Project Proposal

VT100 { Project Proposal VT100 { Project Proposal EDA385 { Computer Science { LTH Mattias Jernberg, D06 (dt06mj4@student.lth.se) Bjorn Uusitalo, D06 (tn06bu0@student.lth.se) Andreas Lord, D08 (dt08al1@student.lth.se Handledare:

More information

Impulse Embedded Processing Video Lab

Impulse Embedded Processing Video Lab C language software Impulse Embedded Processing Video Lab Compile and optimize Generate FPGA hardware Generate hardware interfaces HDL files ISE Design Suite FPGA bitmap Workshop Agenda Step-By-Step Creation

More information

Lecture 4: More Lab 1

Lecture 4: More Lab 1 Overview Lecture 4: More Lab 1 David Black-Schaffer davidbbs@stanford.edu EE183 Spring 2003 Hardware vs. Software Think about how many adders you are creating Hierarchical design is good for both scalability

More information

Hardware Design. MicroBlaze 7.1. This material exempt per Department of Commerce license exception TSU Xilinx, Inc. All Rights Reserved

Hardware Design. MicroBlaze 7.1. This material exempt per Department of Commerce license exception TSU Xilinx, Inc. All Rights Reserved Hardware Design MicroBlaze 7.1 This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: List the MicroBlaze 7.1 Features List

More information

Pong Pong Revolution: Project Proposal

Pong Pong Revolution: Project Proposal Pong Pong Revolution: Project Proposal Daniel Lopuch and Zachary Remscrim Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology Cambridge, MA 02139 Pong Pong Revolution

More information

EE178 Spring 2018 Lecture Module 1. Eric Crabill

EE178 Spring 2018 Lecture Module 1. Eric Crabill EE178 Spring 2018 Lecture Module 1 Eric Crabill Goals I am here because I enjoy sharing information on how to use Xilinx silicon, software, and solutions You are here to earn elective credits, but more

More information

WiiArtist ECE532 Design Project: Group Report

WiiArtist ECE532 Design Project: Group Report WiiArtist ECE532 Design Project: Group Report Armia Nazeer Jie Hao Wu Jordan Varley April 9, 2012 Contents Overview... 1 Project Motivation, Description & Goals... 1 Architecture Overview... 3 Outcome...

More information

Spartan-6 and Virtex-6 FPGA Embedded Kit FAQ

Spartan-6 and Virtex-6 FPGA Embedded Kit FAQ Spartan-6 and Virtex-6 FPGA FAQ February 5, 2009 Getting Started 1. Where can I purchase an Embedded kit? A: You can purchase your Spartan-6 and Virtex-6 FPGA Embedded kits online at: Spartan-6 FPGA :

More information

Final project proposal

Final project proposal Final project proposal Digital photo frame Project group name: I deer you, it'll work (IDY) Project group members: Martin Olsson (e03mo), Samuel Skånberg (dt05ss5), Thomas Eriksson (dt05te2) Mentor: Flavius

More information

Hardware Assisted Video Tracking

Hardware Assisted Video Tracking Hardware Assisted Video Tracking Matt Jacobsen, Mike Rose mdjacobs@ucsd.edu, msrose@ucsd.edu December 10, 2009 Abstract We describe an implementation of video tracking using FPGA hardware and embedded

More information

PS2 VGA Peripheral Based Arithmetic Application Using Micro Blaze Processor

PS2 VGA Peripheral Based Arithmetic Application Using Micro Blaze Processor PS2 VGA Peripheral Based Arithmetic Application Using Micro Blaze Processor K.Rani Rudramma 1, B.Murali Krihna 2 1 Assosiate Professor,Dept of E.C.E, Lakireddy Bali Reddy Engineering College, Mylavaram

More information

Quick Start Guide. v1.1. Copyright 2011 AVID Technologies, Inc. Twinsburg, Ohio USA All Rights Reserved

Quick Start Guide. v1.1. Copyright 2011 AVID Technologies, Inc. Twinsburg, Ohio USA All Rights Reserved Quick Start Guide v1.1 Copyright 2011 Twinsburg, Ohio USA All Rights Reserved Qi Sniffer Quick Start Guide v1.1 Page 2 Overview AVID Technologies Qi Sniffer is a diagnostic tool that can be used to passively

More information

Tips for Making Video IP Daniel E. Michek. Copyright 2015 Xilinx.

Tips for Making Video IP Daniel E. Michek. Copyright 2015 Xilinx. Tips for Making Video IP Daniel E Michek Challenges for creating video IP Design Test Many interfaces, protocols, image sizes Asynchronous clock domains for multiple inputs Hard to visualize video when

More information

EECS150 - Digital Design Lecture 13 - Accelerators. Recap and Outline

EECS150 - Digital Design Lecture 13 - Accelerators. Recap and Outline EECS150 - Digital Design Lecture 13 - Accelerators Oct. 10, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)

More information

Memory System Design. Outline

Memory System Design. Outline Memory System Design Chapter 16 S. Dandamudi Outline Introduction A simple memory block Memory design with D flip flops Problems with the design Techniques to connect to a bus Using multiplexers Using

More information

Automatically Improving 3D Neuron Segmentations for Expansion Microscopy Connectomics. by Albert Gerovitch

Automatically Improving 3D Neuron Segmentations for Expansion Microscopy Connectomics. by Albert Gerovitch Automatically Improving 3D Neuron Segmentations for Expansion Microscopy Connectomics by Albert Gerovitch 1 Abstract Understanding the geometry of neurons and their connections is key to comprehending

More information

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of

More information

Pivoting Object Tracking System

Pivoting Object Tracking System Pivoting Object Tracking System CSEE 4840 Embedded System Design, Spring 2009 Damian Ancukiewicz Arjun Roy Baolin Shao Jinglin Shen Outline Project overview Key points in different components Experience

More information

Designing Embedded AXI Based Direct Memory Access System

Designing Embedded AXI Based Direct Memory Access System Designing Embedded AXI Based Direct Memory Access System Mazin Rejab Khalil 1, Rafal Taha Mahmood 2 1 Assistant Professor, Computer Engineering, Technical College, Mosul, Iraq 2 MA Student Research Stage,

More information

MicroBlaze TFTP Server User Guide

MicroBlaze TFTP Server User Guide Lorne Applebaum appleba@eecg.utoronto.ca August 25, 2004 1 Preamble This document describes the intended method of use for the MicroBlaze TFTP Server. For detailed information regarding how the server

More information

Mask R-CNN. Kaiming He, Georgia, Gkioxari, Piotr Dollar, Ross Girshick Presenters: Xiaokang Wang, Mengyao Shi Feb. 13, 2018

Mask R-CNN. Kaiming He, Georgia, Gkioxari, Piotr Dollar, Ross Girshick Presenters: Xiaokang Wang, Mengyao Shi Feb. 13, 2018 Mask R-CNN Kaiming He, Georgia, Gkioxari, Piotr Dollar, Ross Girshick Presenters: Xiaokang Wang, Mengyao Shi Feb. 13, 2018 1 Common computer vision tasks Image Classification: one label is generated for

More information

5 Computer Organization

5 Computer Organization 5 Computer Organization 5.1 Foundations of Computer Science Cengage Learning Objectives After studying this chapter, the student should be able to: List the three subsystems of a computer. Describe the

More information

Aircraft Combat. A mini game.

Aircraft Combat. A mini game. Aircraft Combat A mini game Yun Miao Siyu Tan soc12ymi@student.lu.se soc12sta@student.lu.se 16/10/2013 ABSTRACT This report documents the development of an aircraft combat game. In this project, the game

More information

Multi MicroBlaze System for Parallel Computing

Multi MicroBlaze System for Parallel Computing Multi MicroBlaze System for Parallel Computing P.HUERTA, J.CASTILLO, J.I.MÁRTINEZ, V.LÓPEZ HW/SW Codesign Group Universidad Rey Juan Carlos 28933 Móstoles, Madrid SPAIN Abstract: - Embedded systems need

More information

Avnet S6LX16 Evaluation Board and Maxim DAC/ADC FMC Module Reference Design

Avnet S6LX16 Evaluation Board and Maxim DAC/ADC FMC Module Reference Design Avnet S6LX16 Evaluation Board and Maxim DAC/ADC FMC Module Reference Design By Nasser Poureh, Avnet Technical Marketing Manager Mohammad Qazi, Maxim Application Engineer, SP&C Version 1.0 August 2010 1

More information

Design of a Network Camera with an FPGA

Design of a Network Camera with an FPGA Design of a Network Camera with an FPGA Tiago Filipe Abreu Moura Guedes INESC-ID, Instituto Superior Técnico guedes210@netcabo.pt Abstract This paper describes the development and the implementation of

More information

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of

More information

Shadows. COMP 575/770 Spring 2013

Shadows. COMP 575/770 Spring 2013 Shadows COMP 575/770 Spring 2013 Shadows in Ray Tracing Shadows are important for realism Basic idea: figure out whether a point on an object is illuminated by a light source Easy for ray tracers Just

More information

FPGA Algorithm Development Using a Graphical Environment

FPGA Algorithm Development Using a Graphical Environment FPGA Algorithm Development Using a Graphical Environment GRETINA Electronics Working Group July 25, 2004 RIS Corp. R. Todd S. Pauly* ORNL Physics Division J. Pavan D. C. Radford July 2004 1 Overview Motivation

More information

Nerdy Musical Keyboard

Nerdy Musical Keyboard ECE532 Group Report Nerdy Musical Keyboard Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto April 7 th, 2009 Sida Shen sida.shen@utoronto.ca ShiKuan Yu shikuan.yu@utoronto.ca

More information

An Introduction to Software Architecture

An Introduction to Software Architecture An Introduction to Software Architecture Software Engineering Design Lecture 11 Motivation for studying SW architecture As the size of SW systems increases, the algorithms and data structures of the computation

More information

LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.00.a)

LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.00.a) DS799 March 1, 2011 LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.00.a) Introduction The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core for use with the Xilinx Embedded

More information

Lecture 7: Semantic Segmentation

Lecture 7: Semantic Segmentation Semantic Segmentation CSED703R: Deep Learning for Visual Recognition (207F) Segmenting images based on its semantic notion Lecture 7: Semantic Segmentation Bohyung Han Computer Vision Lab. bhhanpostech.ac.kr

More information

Lab 5. Using Fpro SoC with Hardware Accelerators Fast Sorting

Lab 5. Using Fpro SoC with Hardware Accelerators Fast Sorting Lab 5 Using Fpro SoC with Hardware Accelerators Fast Sorting Design, implement, and verify experimentally a circuit shown in the block diagram below, composed of the following major components: FPro SoC

More information

[Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개

[Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개 [Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개 정승혁과장 Senior Application Engineer MathWorks Korea 2015 The MathWorks, Inc. 1 Outline When FPGA, ASIC, or System-on-Chip (SoC) hardware is needed Hardware

More information

Direct Handwriting Editing

Direct Handwriting Editing Technical Disclosure Commons Defensive Publications Series April 19, 2017 Direct Handwriting Editing Megan Austin Renshaw Wei Li Follow this and additional works at: http://www.tdcommons.org/dpubs_series

More information

Xilinx Platform Studio tutorial

Xilinx Platform Studio tutorial Xilinx Platform Studio tutorial Per.Anderson@cs.lth.se April 12, 2005 This tutorial intend to show you how to create an initial system configuration. From Xilinx Platform Studio(XPS) version 6.1 this has

More information

Early Performance-Cost Estimation of Application-Specific Data Path Pipelining

Early Performance-Cost Estimation of Application-Specific Data Path Pipelining Early Performance-Cost Estimation of Application-Specific Data Path Pipelining Jelena Trajkovic Computer Science Department École Polytechnique de Montréal, Canada Email: jelena.trajkovic@polymtl.ca Daniel

More information

ESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer)

ESE Back End 2.0. D. Gajski, S. Abdi. (with contributions from H. Cho, D. Shin, A. Gerstlauer) ESE Back End 2.0 D. Gajski, S. Abdi (with contributions from H. Cho, D. Shin, A. Gerstlauer) Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu 1 Technology advantages

More information

An Introduction to Software Architecture

An Introduction to Software Architecture An Introduction to Software Architecture Software Requirements and Design CITS 4401 Lecture 11 Motivation for studying SW architecture As the size of SW systems increase, the algorithms and data structures

More information

VC 17/18 TP14 Pattern Recognition

VC 17/18 TP14 Pattern Recognition VC 17/18 TP14 Pattern Recognition Mestrado em Ciência de Computadores Mestrado Integrado em Engenharia de Redes e Sistemas Informáticos Miguel Tavares Coimbra Outline Introduction to Pattern Recognition

More information

5 Computer Organization

5 Computer Organization 5 Computer Organization 5.1 Foundations of Computer Science ã Cengage Learning Objectives After studying this chapter, the student should be able to: q List the three subsystems of a computer. q Describe

More information

This presentation of uclinux-on-microblaze given

This presentation of uclinux-on-microblaze given This presentation of uclinux-on-microblaze given By: David Banas, Xilinx FAE Nu Horizons Electronics Corp. 2070 Ringwood Ave. San Jose, CA 95131 At: Xilinx Learning Center, San

More information

Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Network

Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Network Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Network Chen Zhang 1, Peng Li 3, Guangyu Sun 1,2, Yijin Guan 1, Bingjun Xiao 3, Jason Cong 1,2,3 1 Peking University 2 PKU/UCLA Joint

More information

Chapter 7: Competitive learning, clustering, and self-organizing maps

Chapter 7: Competitive learning, clustering, and self-organizing maps Chapter 7: Competitive learning, clustering, and self-organizing maps António R. C. Paiva EEL 6814 Spring 2008 Outline Competitive learning Clustering Self-Organizing Maps What is competition in neural

More information

CS231A Course Project Final Report Sign Language Recognition with Unsupervised Feature Learning

CS231A Course Project Final Report Sign Language Recognition with Unsupervised Feature Learning CS231A Course Project Final Report Sign Language Recognition with Unsupervised Feature Learning Justin Chen Stanford University justinkchen@stanford.edu Abstract This paper focuses on experimenting with

More information

08 - Address Generator Unit (AGU)

08 - Address Generator Unit (AGU) October 2, 2014 Todays lecture Memory subsystem Address Generator Unit (AGU) Schedule change A new lecture has been entered into the schedule (to compensate for the lost lecture last week) Memory subsystem

More information

Introducing Class-Level Decoding Video See a video demonstration of the new real-time class-level decoding feature of the Data Center Software.

Introducing Class-Level Decoding Video See a video demonstration of the new real-time class-level decoding feature of the Data Center Software. Debug USB Faster with USB Class-Level Decoding Introducing Class-Level Decoding Video See a video demonstration of the new real-time class-level decoding feature of the Data Center Software. What are USB

More information

ImageNet Classification with Deep Convolutional Neural Networks

ImageNet Classification with Deep Convolutional Neural Networks ImageNet Classification with Deep Convolutional Neural Networks Alex Krizhevsky Ilya Sutskever Geoffrey Hinton University of Toronto Canada Paper with same name to appear in NIPS 2012 Main idea Architecture

More information

Lecture #11: The Perceptron

Lecture #11: The Perceptron Lecture #11: The Perceptron Mat Kallada STAT2450 - Introduction to Data Mining Outline for Today Welcome back! Assignment 3 The Perceptron Learning Method Perceptron Learning Rule Assignment 3 Will be

More information

Real Time Spectrogram

Real Time Spectrogram Real Time Spectrogram EDA385 Final Report Erik Karlsson, dt08ek2@student.lth.se David Winér, ael09dwi@student.lu.se Mattias Olsson, ael09mol@student.lu.se October 31, 2013 Abstract Our project is about

More information

Image Processing Pipeline for Facial Expression Recognition under Variable Lighting

Image Processing Pipeline for Facial Expression Recognition under Variable Lighting Image Processing Pipeline for Facial Expression Recognition under Variable Lighting Ralph Ma, Amr Mohamed ralphma@stanford.edu, amr1@stanford.edu Abstract Much research has been done in the field of automated

More information

Adding the ILA Core to an Existing Design Lab

Adding the ILA Core to an Existing Design Lab Adding the ILA Core to an Existing Introduction This lab consists of adding a ChipScope Pro software ILA core with the Core Inserter tool and debugging a nonfunctioning design. The files for this lab are

More information

Image Coprocessor: A Real-time Approach Towards Object Tracking

Image Coprocessor: A Real-time Approach Towards Object Tracking Image Coprocessor: A Real-time Approach Towards Object Tracking Muhammad Shahzad a, Saira Zahid b Next Generation Intelligent Networks Research Center (nexgin RC), National University of Computer and Emerging

More information

TA Section: Problem Set 4

TA Section: Problem Set 4 TA Section: Problem Set 4 Outline Discriminative vs. Generative Classifiers Image representation and recognition models Bag of Words Model Part-based Model Constellation Model Pictorial Structures Model

More information

Latest development in image feature representation and extraction

Latest development in image feature representation and extraction International Journal of Advanced Research and Development ISSN: 2455-4030, Impact Factor: RJIF 5.24 www.advancedjournal.com Volume 2; Issue 1; January 2017; Page No. 05-09 Latest development in image

More information

Dynamic Routing Between Capsules. Yiting Ethan Li, Haakon Hukkelaas, and Kaushik Ram Ramasamy

Dynamic Routing Between Capsules. Yiting Ethan Li, Haakon Hukkelaas, and Kaushik Ram Ramasamy Dynamic Routing Between Capsules Yiting Ethan Li, Haakon Hukkelaas, and Kaushik Ram Ramasamy Problems & Results Object classification in images without losing information about important parts of the picture.

More information

The Rubber Jigsaw Puzzle

The Rubber Jigsaw Puzzle The Rubber Jigsaw Puzzle Floorplanning for network-on-chip (NoC) Benjamin Hong ( 홍병철 ), Brian Huang ( 黃繼樟 ) presented by Jonah Probell Arteris, Inc. September 18, 2015 SNUG Austin SNUG 2015 1 Thanks to

More information

Hardware Design I Chap. 10 Design of microprocessor

Hardware Design I Chap. 10 Design of microprocessor Hardware Design I Chap. 0 Design of microprocessor E-mail: shimada@is.naist.jp Outline What is microprocessor? Microprocessor from sequential machine viewpoint Microprocessor and Neumann computer Memory

More information

Part A Questions 1. What is an ISP? ISP stands for Instruction Set Processor. This unit is simply called as processor which executes machine instruction and coordinates the activities of other units..

More information

Burrows-Wheeler Short Read Aligner on AWS EC2 F1 Instances

Burrows-Wheeler Short Read Aligner on AWS EC2 F1 Instances University of Virginia High-Performance Low-Power Lab Prof. Dr. Mircea Stan Burrows-Wheeler Short Read Aligner on AWS EC2 F1 Instances Smith-Waterman Extension on FPGA(s) Sergiu Mosanu, Kevin Skadron and

More information

LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.01.a)

LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.01.a) DS799 June 22, 2011 LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.01.a) Introduction The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core for use with the Xilinx Embedded

More information

AC701 Built-In Self Test Flash Application April 2015

AC701 Built-In Self Test Flash Application April 2015 AC701 Built-In Self Test Flash Application April 2015 XTP194 Revision History Date Version Description 04/30/14 11.0 Recompiled for 2015.1. Removed Ethernet as per CR861391. 11/24/14 10.0 Recompiled for

More information

SATA-IP Introduction. Agenda

SATA-IP Introduction. Agenda Introduction Ver1.3E Support Virtex-6/Spartan-6! Magician of the Storage! 2012/7/31 Design Gateway Page 1 Agenda SATA Overview Summary, Features and Trend Merit and Solution Introduction Summary Application

More information

BLENDER 3D. M. De Cecco - Lucidi del corso di Robotica e Sensor Fusion

BLENDER 3D. M. De Cecco - Lucidi del corso di Robotica e Sensor Fusion BLENDER 3D INTRODUCTION Blender is and open source 3D graphic software developed by means of a wide public collaboration between individual artists, scientists, students, etc... Characteristics: Open Source

More information

LogiCORE IP Video Direct Memory Access v1.1

LogiCORE IP Video Direct Memory Access v1.1 LogiCORE IP Video Direct Memory Access v1.1 DS730 September 21, 2010 Introduction The Xilinx Video Direct Memory Access (Video DMA) LogiCORE IP allows video cores to access external memory via the Video

More information

ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University

ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University Prof. Sunil P Khatri (Lab exercise created and tested by Ramu Endluri, He Zhou, Andrew Douglass

More information

Ninja University IN THE CITY OF NEW YORK Kshitij Bhardwaj kb2673 Van Bui vb2363 Vinti Vinti vv2236 Kuangya Zhai kz2219

Ninja University IN THE CITY OF NEW YORK Kshitij Bhardwaj kb2673 Van Bui vb2363 Vinti Vinti vv2236 Kuangya Zhai kz2219 Ninja University IN THE CITY OF NEW YORK Kshitij Bhardwaj kb2673 Van Bui vb2363 Vinti Vinti vv2236 Kuangya Zhai kz2219 Overview Wiimote controlled object slicing game on SoCKit board Motivated by Fruit

More information

ECE532 Multipoint Hardware Point Detection Group Report

ECE532 Multipoint Hardware Point Detection Group Report ECE532 Multipoint Hardware Point Detection Group Report March 31, 2008 Prof. P. Chow Phil Lam 994060449 Daniel Ly 994068682 Yi Yao 994085583 Table of Contents 1 Overview 3 2 Outcome 5 3 Block Descriptions

More information

What is a good pen based application? HCI For Pen Based Computing. What is a good UI? Keystroke level model. Targeting

What is a good pen based application? HCI For Pen Based Computing. What is a good UI? Keystroke level model. Targeting What is a good pen based application? HCI For Pen Based Computing The windows desktop and browser are NOT good pen based apps! Richard Anderson CSE 481 B Winter 2007 What is a good UI? How do you measure

More information

INTEGRATION AND IMPLIMENTATION SYSTEM-ON-A- PROGRAMMABLE-CHIP (SOPC) IN FPGA

INTEGRATION AND IMPLIMENTATION SYSTEM-ON-A- PROGRAMMABLE-CHIP (SOPC) IN FPGA INTEGRATION AND IMPLIMENTATION SYSTEM-ON-A- PROGRAMMABLE-CHIP (SOPC) IN FPGA A.ZEMMOURI 1, MOHAMMED ALAREQI 1,3, R.ELGOURI 1,2, M.BENBRAHIM 1,2, L.HLOU 1 1 Laboratory of Electrical Engineering and Energy

More information

footprint Ways to reduce RISC-V soft processor 万瑞罡 (Ruigang Wan) Chengdu University GitHub account: rgwan

footprint Ways to reduce RISC-V soft processor 万瑞罡 (Ruigang Wan) Chengdu University   GitHub account: rgwan Ways to reduce RISC-V soft processor footprint 万瑞罡 (Ruigang Wan) Chengdu University E-mail: h@iloli.bid GitHub account: rgwan RISC-V Shanghai Day June 30th 2018 Why RISC-V? The RISC-V architecture provided

More information

Page 1. Memory Hierarchies (Part 2)

Page 1. Memory Hierarchies (Part 2) Memory Hierarchies (Part ) Outline of Lectures on Memory Systems Memory Hierarchies Cache Memory 3 Virtual Memory 4 The future Increasing distance from the processor in access time Review: The Memory Hierarchy

More information

ROBOTIC ARM CONTROLLED BY VIDEO INPUT

ROBOTIC ARM CONTROLLED BY VIDEO INPUT UNIVERSITY OF TORONTO ECE532 - DIGITAL SYSTEM DESIGN ROBOTIC ARM CONTROLLED BY VIDEO INPUT FINAL DESIGN REPORT Izaz Ullah Willian Rigon Silva Yuka Kyushima Solano April 9th, 2014 1 Table of Contents 1

More information

Compatibility with graphing calculators 32 Deleting files 34 Backing up device files 35 Working with device screens 36 Capturing device screens 36

Compatibility with graphing calculators 32 Deleting files 34 Backing up device files 35 Working with device screens 36 Capturing device screens 36 Contents Introduction to the TI Connect Window 1 TI Connect Window 1 Opening the TI Connect Window 2 Closing the TI Connect Window 4 Connecting and disconnecting TI handheld devices 4 Using Task Shortcuts

More information

Skin and Face Detection

Skin and Face Detection Skin and Face Detection Linda Shapiro EE/CSE 576 1 What s Coming 1. Review of Bakic flesh detector 2. Fleck and Forsyth flesh detector 3. Details of Rowley face detector 4. Review of the basic AdaBoost

More information

Machine Learning 13. week

Machine Learning 13. week Machine Learning 13. week Deep Learning Convolutional Neural Network Recurrent Neural Network 1 Why Deep Learning is so Popular? 1. Increase in the amount of data Thanks to the Internet, huge amount of

More information

System Debug. This material exempt per Department of Commerce license exception TSU Xilinx, Inc. All Rights Reserved

System Debug. This material exempt per Department of Commerce license exception TSU Xilinx, Inc. All Rights Reserved System Debug This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Describe GNU Debugger (GDB) functionality Describe Xilinx

More information

Full Linux on FPGA. Sven Gregori

Full Linux on FPGA. Sven Gregori Full Linux on FPGA Sven Gregori Enclustra GmbH FPGA Design Center Founded in 2004 7 engineers Located in the Technopark of Zurich FPGA-Vendor independent Covering all topics

More information

Three-Dimensional Computer Vision

Three-Dimensional Computer Vision \bshiaki Shirai Three-Dimensional Computer Vision With 313 Figures ' Springer-Verlag Berlin Heidelberg New York London Paris Tokyo Table of Contents 1 Introduction 1 1.1 Three-Dimensional Computer Vision

More information

SCPI measuring device

SCPI measuring device SCPI measuring device Jernej Dolžan 2, Dušan Agrež 1 1 Faculty of Electrical Engineering, University of Ljubljana, Tržaška 25, 1001 Ljubljana, Slovenia Phone: +386 1 4768 220, Fax: +386 1 4768 426, E-mail:

More information

Communication Process (1)

Communication Process (1) The Communication Process Theories of how we communicate: The Linear and Transactional models Communication Process (1) Scholars have developed theories to explain how we communicate with each other. Most

More information

Bayes Risk. Classifiers for Recognition Reading: Chapter 22 (skip 22.3) Discriminative vs Generative Models. Loss functions in classifiers

Bayes Risk. Classifiers for Recognition Reading: Chapter 22 (skip 22.3) Discriminative vs Generative Models. Loss functions in classifiers Classifiers for Recognition Reading: Chapter 22 (skip 22.3) Examine each window of an image Classify object class within each window based on a training set images Example: A Classification Problem Categorize

More information

0;L$+LJK3HUIRUPDQFH ;3URFHVVRU:LWK,QWHJUDWHG'*UDSKLFV

0;L$+LJK3HUIRUPDQFH ;3URFHVVRU:LWK,QWHJUDWHG'*UDSKLFV 0;L$+LJK3HUIRUPDQFH ;3URFHVVRU:LWK,QWHJUDWHG'*UDSKLFV Rajeev Jayavant Cyrix Corporation A National Semiconductor Company 8/18/98 1 0;L$UFKLWHFWXUDO)HDWXUHV ¾ Next-generation Cayenne Core Dual-issue pipelined

More information

Implementation of Face Detection System Using Haar Classifiers

Implementation of Face Detection System Using Haar Classifiers Implementation of Face Detection System Using Haar Classifiers H. Blaiech 1, F.E. Sayadi 2 and R. Tourki 3 1 Departement of Industrial Electronics, National Engineering School, Sousse, Tunisia 2 Departement

More information

COS Lecture 10 Autonomous Robot Navigation

COS Lecture 10 Autonomous Robot Navigation COS 495 - Lecture 10 Autonomous Robot Navigation Instructor: Chris Clark Semester: Fall 2011 1 Figures courtesy of Siegwart & Nourbakhsh Control Structure Prior Knowledge Operator Commands Localization

More information

Wiener-DAQ program for data acquisition with Wiener CC-USB CAMAC Controller

Wiener-DAQ program for data acquisition with Wiener CC-USB CAMAC Controller Wiener-DAQ program for data acquisition with Wiener CC-USB CAMAC Controller Strahinja Lukić 1) Vinča Institute, University of Belgrade, Serbia Abstract This document provides information and the user manual

More information

Analysis and visualization with v isone

Analysis and visualization with v isone Analysis and visualization with v isone Jürgen Lerner University of Konstanz Egoredes Summerschool Barcelona, 21. 25. June, 2010 About v isone. Visone is the Italian word for mink. In Spanish visón. visone

More information