SD Technology and Ultra High Speed Interface (UHS-II)
|
|
- Joy Hodges
- 5 years ago
- Views:
Transcription
1 SD Association. All rights reserved. SD Association SD Technology SD Technology and Ultra High Speed Interface (UHS-II) and & Test Guideline Ultra High Speed Interface (UHS-II) SD Association SD Association November 20-22, 2013 November 22, SDA 2013 Booth SDA Workshop Presentation
2 SD Association. All rights reserved. SD Association 1 Agenda Today s Presentation 1. SD Standard Overview SD 標準規格概要 2. SD Specification Overview SD 規格仕様概要 3. UHS-II Test Guideline UHS-II テストガイドライン 4. SD Association Booth Topics SDAブース内紹介
3 SD Association. All rights reserved. SD Association 2 SD Standard Overview SD 標準規格概要
4 SD Association. All rights reserved. SD Association 3
5 SDA Board of Directors SD Association. All rights reserved. SD Association 4
6 SD Association. All rights reserved. SDA Organization SD Association: SDA ( Open Standard/ SD Card Standardization Promotion and Adaption of SD Standard Worldwide Board of Directors Financial Committee License Committee Planning Ad-hoc Committee GP Ad-hoc Committee Technical Committee Compliance Committee Marketing Committee Physical Specification File System Security Application SDIO Host Controller Test Guideline Test Tools Interoperability Market Inspection Compliance News Designated Labs Logo Guideline SDA Public Web Site SDA Brochure Press Release Promotional Exhibition Promotional Seminar Member Recruitment Global Workshop Eco-System Committee Industry Collaboration SDA Outreach and Awareness Provides strategy, guidance, and priorities for future SDA specs based on market needs Organization Established in 2000 Member Company : More than 1,000 Companies Worldwide (as of August 2013) #1 Market Share in small size memory card in the world Member Fee: Executive Member $4,500/yr, General Member $2,000/yr
7 SD Standard Direction for High Speed Interface SD Association. All rights reserved. SD Association 6
8 SD Association. All rights reserved. SD Association 7
9 SD Association. All rights reserved. SD Association 8 Market Evolution Driving UHS-II High Capacity / High Speed Drivers High speed Download/Upload 4K DSLR/Video 4K Smart Phone 4K Video Recording (4K videos) 4K Tablet 4K Recorder Matching Internal Data I/O Light Field Lenses Computational Photography microsd Caching streamed content Eliminates bandwidth latency When no internet access available
10 SD Association. All rights reserved. SD Association 9 SD Specification Overview SD 規格仕様概要
11 SD Card Types SD Association. All rights reserved. SD Association 10
12 SD Association. All rights reserved. SD Association 11 SD Specifications Structure SD Applications smartsd SDIO Part 4 SD-Audio Part 8 SD-Video Part 15 Separate Delivery Other Applications Picture, Map, Binding... Part 2 SD File System Part 1 Physical Layer Electrical Spec. Bus Signal Timing UHS-I mode Part 3 CPRM Security Mechanical Spec. Standard Size SD Card Addendum microsd Card Addendum smartsd Applications Part A3 ASSD Part A1 McEX / ASSD Extension UHS-II Addendum Part E2, E3 Bluetooth Part E7 Wireless LAN Other Applications GPS, Camera, PHS Part E7 (isdio) Intelligent SDIO Part E1 SDIO Specification NFC Interface Addendum Part A2 Host Controller
13 Bus Speed Modes Bus Speed Mode SDR : Single Data Rate (Use rising clock edge) DDR: Double Data Rate (Use rising and falling clock edge) UHS: Ultra High Speed Maximum Frequency LVDS: Low Voltage Differential Signaling Signal Voltage Bus Maximum Performance Default Speed (DS) 25MHz 3.3V 12.5MB/sec 1.01 High Speed (HS) 50MHz 3.3V 25MB/sec 1.10 UHS-I SDR12 25MHz 1.8V 12.5MB/sec 3.01 SDR25 50MHz 1.8V 25MB/sec SDR50 100MHz 1.8V 50MB/sec SDR MHz 1.8V 104MB/sec DDR50 50MHz 1.8V 50MB/sec Spec. Version UHS-II FD156 52MHz x30 LVDS 156MB/sec 4.00 HD312 52MHz x30 LVDS 312MB/sec 4.20 SD Association. All rights reserved. SD Association 12
14 SD Association. All rights reserved. SD Association 13 UHS-II Specification Overview 1. High speed I/F up to 1 (Ver1.01) Two pairs of differential signal up to 156MB/s at each lane, considering ease of Host design 312MB/s can be achieved by Half Duplex mode (optional) Target of Gen 2 is up to 624MB/s 2. Continuously-variable data rate covering Covering from 39MB/s to 1 Host can select appropriate clock frequency from 26 MHz to 52 MHz 3. Legacy SD-compatibility UHS-II Card shall also support Legacy SD I/F for fully backward compatibility Encapsulation of Legacy SD Format for reusability of existing resource 4. Low voltage, low power consumption and low EMI Considering availability for mobile equipment Various power saving methods are introduced (Hibernate Mode)
15 SD Association. All rights reserved. SD Association 14 Standard Size SD Card Interface SD Memory Card SD/UHS-I Mode Interface CLK: Clock Pin (5) CMD: Command/Response Pin (2) DAT0 - DAT3: 4-bit Data Pins (7,8,9,1) VDD: 3.3V Power Pin (4) VSS1, VSS2: Ground Pins (3,6) Host CLK CMD DAT[3:0] SD Card Basic Pin Assignment SD Memory Card UHS-II Interface UHS-II Interface D0+, D0-: Lane 0 Differential Data Pins (11,12) D1+, D1-: Lane 1 Differential Data Pins (15,16) RCLK+, RCLK-: Reference Clock Pins (7,8) VDD2: 1.8V Power Pin (14) VSS3, VSS4, VSS5: Ground Pins (10, 13,17) Host Host UHS-II FD156 RCLK D0 D1 UHS-II HD312 RCLK D0 D1 SD Card SD Card 14
16 SD Association. All rights reserved. SD Association 15 Challenge in UHS-II Electrical UHS-I UHS-II Notes Data Rate 104MB/s 312MB/s Achieved 3 times faster Synchronous Clock Yes, direct data sample No, PLL/CDR based data sampling Huge technology gap to serial interface from parallel. Termination No Yes Impedance control is the key for good Impedance Control No Yes data transfer quality. This is new concept that UHS-I doesn t have. Signal Amplitude 1.8V 400mV differential Small amplitude in UHS-II have more sensitivity against loss and noise from system. Noise/Jitter specification SD Card Connector Simple Timing budget between clock and data Electrically Sensitive but no electrical spec Complex Jitter specification for serial data transmission Electrically sensitive and return loss is defined Noise/Jitter spec for serial interface is not simple. Some knowledge about serial link will be required to understand it. Impedance mismatch in SD connector will affect whole UHS-II channel characteristics.
17 SD Association. All rights reserved. SD Association 16 Challenge in UHS-II Electrical UHS-II Speed (1.56Gbps) UHS-II signal is much faster and smaller amplitude. UHS-I Speed (200MHz) *Waveforms are shown in same time/voltage scale.
18 SD Association. All rights reserved. SD Association 17 UHS-II Test Guideline UHS-II テストガイドライン
19 How to Verify for UHS-II Card and Host SD Association. All rights reserved. SD Association 18
20 UHS-II Test Guideline To support adoption & improve interoperability, SD Association developed UHS-II Test Guideline along with UHS-II Spec. Dedicated verification tools, 3 rd party test houses services are available. SD Specifications Part 1 UHS-II PHY Test Guideline SD Specifications Part 1 UHS-II Protocol Test Guideline Version 1.00 Version 1.00 Test Specification for: Part 1 UHS-II Addendum Version 1.01 Test Specification for: Part 1 UHS-II Addendum Version 1.01 Technical Committee SD Card Association Technical Committee SD Card Association SD Association. All rights reserved. SD Association 19
21 SD Association. All rights reserved. SD Association 20 UHS-II Test Guideline -UHS-II PHY Test Guideline: Host/Device PHY Electrical Tests ( Signal Integrity, Receiver Tolerance, Return Loss) -UHS-II Protocol Test Guideline: Host/Device Protocol Tests Host RCLK Device
22 SD Association. All rights reserved. SD Association 21 UHS-II Electrical Test Transmitter Test for UHS-II (Demo) -Loopback Mode is defined in the standard spec for TX test. -The oscilloscope and Pulse Pattern generator will be used for this test.
23 SD Association. All rights reserved. SD Association 22 UHS-II Electrical Test Receiver Test for UHS-II -Loopback Test Mode -Inject Jitter Stress on Input data to test RX jitter tolerance
24 SD Association. All rights reserved. SD Association 23 UHS-II Electrical Test Impedance Test -Network Analyzer will be used to test impedance characteristics -This test has to include all system components such as PCB, UHS-II socket
25 SD Association. All rights reserved. SD Association 24 UHS-II Electrical Test (Fixture) Card Test Fixture (Demo) Host Test Fixture
26 SD Association. All rights reserved. SD Association 25 UHS-II Protocol Test Protocol Test (Protocol Decode Solution Demo)
27 SD Association. All rights reserved. SD Association 26 UHS-II Protocol Test Protocol Test (UHS-II Host/Card Emulator and Protocol Checker Demo)
28 SD Association. All rights reserved. SD Association 27 UHS-II Protocol Test Protocol Test (UHS-II Analyzer Demo)
29 UHS-II Test Tools & Fixtures (Electrical Test Solution) SD Association. All rights reserved. SD Association 28 UHS-II Electrical Test System and Software
30 UHS-II Test Tools & Fixtures (Protocol Test Solution) UHS-II Protocol Decode Software for Oscilloscope Beta Version is available now from Granite River Labs, Inc. UHS-II Card/Host Emulator and Protocol Checker along UHS-II Protocol Test Guidelines. Beta Version will be available early Nov 2013 from TED/Granite River Labs. UHS-II Protocol Analyzer Will be released in Nov 2013 from SolidGear. SD Association. All rights reserved. SD Association 29
31 SD Association. All rights reserved. SD Association 30 SD Association Booth Topics SDA ブース紹介
32 SD Association. All rights reserved. SD Association 31 Booth Layout SD Association Booth SD カード UHS-I UHS-II ステージ UHS-II EMI Filter PHY/Host Controller 受付 Host Controller Test Equipment
33 SD Association. All rights reserved. SD Association 32 Member Seminar & SDA WS Timetable Nov. 20 Wednesday Nov. 21 Thursday Nov. 22 Friday 11:00 14:00 10:00 SDA 11:00-11:45 SDA WS; TC/Ono 12:00 Bayhub 12:30 Agilent 13:00 ATP 13:20 Allion 13:40 SDA 11:00 SDA 11:30 Toshiba 12:00 Bayhub 12:30 Agilent 13:00 GRL 13:30 Murata 10:00-10:45 SDA WS:TC/Takahashi 11:00 SDA 11:30 Toshiba 12:00 SDA 12:20 Agilent 12:40 SDA 13:00 ATP 13:30 Bayhub 14:00-17:00 14:00 SDA 14:30 Toshiba 15:00 Bayhub 15:20 SolidGear 15:40 Agilent 16:00 Fujisoft 16:20 Murata 16:40 SDA 14:00-14:45 SDA WS; TC/Sakamoto 15:00 Bayhub 15:20 SolidGear 15:40 Agilent 16:00 FujiSoft 16:20 ATP 16:40 SDA 14:00 GRL 14:20 Fujisoft 14:40 SDA 15:00 Agilent 15:20 SolidGear 15:40 Bayhub 16:00-16:45 SDA WS: TC/Takahashi
34 SD Association. All rights reserved. SD Association 33
Introduction. SDIO Bus
In this Application Note we discuss the SDIO Protocol, the challenges involved in Protocol breakdown and PGY-SSM comprehensive Protocol Analysis solution for decode and analysis. Introduction. SDIO offers
More informationSD/eMMC: new speed modes and their support in Linux
Embedded Linux Conference Europe 2017 SD/eMMC: new speed modes and their support in Linux Gregory CLEMENT Bootlin gregory@bootlin.com embedded Linux and kernel engineering - Kernel, drivers and embedded
More informationEnabling MIPI Physical Layer Test
Enabling MIPI Physical Layer Test High Speed Test and Characterization High Speed Digital Test The Explosion of Functions within Mobile Devices Multiple RF functions GPS Bluetooth WCDMA GSM WLAN FM Multiple
More informationSD/eMMC: new speed modes and their support in Linux Embedded Linux Experts
Embedded Linux Conference 2017 SD/eMMC: new speed modes and their support in Linux Embedded Linux Experts Gregory CLEMENT Free Electrons gregory@free-electrons.com FreeElectrons - Embedded Linux, kernel,
More informationPCI Express 4.0. Electrical compliance test overview
PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link
More informationThe Past, Present, and Future of SD Memory Cards
The Past, Present, and Future of SD Memory Cards Douglas Wong Toshiba America Electronic Components, Inc. Flash Memory Summit 2011 Santa Clara, CA 1 Early Flash Memory Cards in the 90s PCMCIA ATA Card
More informationTotal IP Solution for Mobile Storage UFS & NAND Controllers
Total IP Solution for Mobile Storage UFS & NAND Controllers Yuping Chung Arasan Chip Systems San Jose, CA Mobile Forum Taiwan & Korea 2012 Fast Growing NAND Storage Markets GB(M) 15 10 5 Mobile SSD Tablet
More informationPCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers
PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed
More informationThe Evolution of Mobile
The Evolution of Mobile and its impact on storage architecture Jonathan Hubert Director, Strategic Marketing Micron Technology Mobile Memory Workshop 2011 Wireless Data Rates Doubling Every 18 Months 2
More informationTech Spec for SDXC Host Controller
Tech Spec for SDXC Host Controller iwave Systems Technologies Pvt. Ltd. Page 1 of 16 Table of Contents 1 Introduction 4 1.1 Overview 4 1.2 Features 4 1.3 Acronyms and Abbreviations 5 2 Host Controller
More informationSimplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title
Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction name title Agenda Introduction USB 3.0 SuperSpeed Why USB 3.0? Timeline Cable Transmitter Receiver Protocol
More informationINTERNATIONAL STANDARD
INTERNATIONAL STANDARD ISO/IEC 14165-114 First edition 2005-04 Information technology Fibre Channel Part 114: 100 MB/s balanced copper physical interface (FC-100-DF-EL-S) ISO/IEC 2005 All rights reserved.
More informationDISPLAYPORT TECHNOLOGY UPDATE. Jim Choate VESA Compliance Program Manager June 15, 2017
DISPLAYPORT TECHNOLOGY UPDATE Jim Choate VESA Compliance Program Manager June 15, 2017 Agenda VESA Overview DisplayPort 1.4 Early Certification DisplayPort over USB-CTM Certification Summary 2 VESA OVERVIEW
More informationLVDS applications, testing, and performance evaluation expand.
Stephen Kempainen, National Semiconductor Low Voltage Differential Signaling (LVDS), Part 2 LVDS applications, testing, and performance evaluation expand. Buses and Backplanes D Multi-drop D LVDS is a
More informationDisplayPort Compliance Test Update
DisplayPort Compliance Test Update Katsuhiro Watanabe Granite River Labs kwatanabe@graniteriverlabs.com Agenda DP/DPC 1.4 Compliance Test DP 1.4 up-to-date requirements DP/DPC 1.4 Electrical Test Method
More informationRaj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY
Raj Kumar Nagpal, R&D Manager Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY Agenda Design motivation MIPI D-PHY evolution Summary of MIPI D-PHY specification MIPI channel evolution
More informationHigh-speed I/O test: The ATE paradigm must change
High-speed I/O test: The ATE paradigm must change 2005 VLSI Test Symposium Session 4C Burnie West May 2005 Outline The brave new world Test methodology PHY testing Functional testing ATE specifications
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationProgrammable CMOS LVDS Transmitter/Receiver
SPECIFICATION 1. FEATURES Technology TSMC 0.13um CMOS 3.3 V analog power supply 1.2 V digital power supply 1.2V CMOS input and output logic signals 8-step (3-bit) adjustable transmitter output current
More informationThe Benefits of FPGA-Enabled Instruments in RF and Communications Test. Johan Olsson National Instruments Sweden AB
The Benefits of FPGA-Enabled Instruments in RF and Communications Test Johan Olsson National Instruments Sweden AB 1 Agenda Introduction to FPGAs in test New FPGA-enabled test applications FPGA for test
More informationJESD204B Xilinx/IDT DAC1658D-53D interoperability Report
[Interoperability Report] Rev 0.4 Page 1 of 14 JESD204B Xilinx/IDT DAC1658D-53D interoperability Report [Interoperability Report] Rev 0.4 Page 2 of 14 CONTENTS INTRODUCTION... 3 SCOPE... 3 HARDWARE...
More informationInfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx
Data Sheet PN: General Description WaveSplitter s Quad Small Form-Factor Pluggable Plus (QSFP+) active optical cables (AOC) are highperformance active optical cable with bi-directional signal transmission
More informationXSFP-T-RJ Base-T Copper SFP Transceiver
Product Overview The electrical Small Form Factor Pluggable (SFP) transceiver module is specifically designed for the high performance integrated full duplex data link at 1.25Gbps over four pair Category
More informationHDMI Solution. U N Vasudev - Strategic Product Planner
HDMI Solution U N Vasudev - u.n.vasudev@tek.com Strategic Product Planner Agenda HDMI Overview and updates Additional resources HDMI High Definition Multimedia Interface HDMI 2.0 Testing Customer presentation
More informationHDMI Electrical, Protocol Audio Video ( PAV ) and Content Protection, HDCP
HDMI Electrical, Protocol Audio Video ( PAV ) and Content Protection, HDCP Application of ZX200 ZX201 ZX201L HDMI electrical testing Zebax offers high quality HDMI breakout adapters ( aka test boards )
More informationSuccessfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool and fixture changes Agilent
More informationEMIF06-HSD04F3. 6-line low capacitance IPAD for micro-sd card with EMI filtering and ESD protection. Features. Application.
6-line low capacitance IPAD for micro-sd card with EMI filtering and ESD protection Features Datasheet production data Figure 1. Pin configuration (bump side) Very low line capacitance to compensate long
More informationThank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss
1 Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss a new 2mm hard metric connector that has been designed
More informationQ2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009
Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction
More information256MB / 512MB / 1GB / 2GB
Description: TEKQ TSD133XXX is a new 133X Super Fast Performance mass-storage system based on innovations in semiconductor technology which designed in advanced SD specification Ver.1.1. It s a special
More informationOptical SerDes Test Interface for High-Speed and Parallel Testing
June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High
More informationAgilent Technologies Advanced Signal Integrity
Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector
More informationAdvantages of MIPI Interfaces in IoT Applications
Advantages of MIPI Interfaces in IoT Applications IoT DevCon Conference Hezi Saar April 27, 2017 Abstract In addition to sensors, high-resolution cameras are key enablers of IoT devices. The challenge
More informationValidating Next Generation HDMI and MHL Interfaces. U N Vasudev - Strategic Product Planner
Validating Next Generation HDMI and MHL Interfaces U N Vasudev - u.n.vasudev@tek.com Strategic Product Planner Agenda HDMI Overview and updates MHL Overview and updates Tektronix Solution overview Additional
More informationCrossLink Hardware Checklist Technical Note
FPGA-TN-02013 Version 1.1 August 2017 Contents Acronyms in This Document... 3 Introduction... 4 Power Supplies... 5 CrossLink MIPI D-PHY and PLL Power Supplies... 5 Power Estimation... 6 Configuration
More informationSFP-GIG-T-LEG. 1.25Gbps SFP Copper Transceiver
Part# 39665 SFP-GIG-T-LEG ALCATEL-LUCENT COMPATIBLE 1000BASE-TX SFP COPPER 100M REACH RJ-45 SFP-GIG-T-LEG 1.25Gbps SFP Copper Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable
More informationType-C Technologies and Solutions
Type-C Technologies and Solutions 2016.12.20 Gary Hsiao Project Manager Gary_Hsiao@keysight.com Agenda Type-C Overview Type-C PD Solutions USB 3.1 Simulation Solutions USB 3.1 TX/RX Solutions USB 3.1 Cable/Connector
More informationOptimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
More informationPCI Express 1.0a and 1.1 Add-In Card Transmitter Testing
Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different
More informationTektronix Innovation Forum
Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda
More informationPCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1
PCI Express TM Architecture PHY Electrical Test Considerations Revision 1.1 February 2007 i PHY ELECTRICAL TEST CONSIDERATIONS, REVISION 1.1 REVISION REVISION HISTORY DATE 1.0 Initial Release. 4/26/2004
More information250 Mbps Transceiver in OptoLock IDL300T XXX
NOT RECOMMENDED FOR NEW DESIGNS * For new designs please see part numbers: FB2M5KVR (2.2 mm POF), FB2M5BVR (1.5 mm POF) 250 Mbps Transceiver in OptoLock IDL300T XXX 650 nm 250 Mbps Fiber Optic Transceiver
More informationDisplayPort Testing Challenges
DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction with
More informationSD Express Cards with PCIe and NVMeTM Interfaces
SD Express Cards with PCIe and NVMeTM Interfaces White Paper June 2018 Conditions for publication Publisher and Copyright Holder: SD Association 2400 Camino Ramon, Suite 375 San Ramon, CA 94583 USA Telephone:
More informationGenesys Logic, Inc. GL823K. USB 2.0 SD/MSPRO Card Reader Controller. Datasheet. Devin Qiu Q:
Genesys Logic, Inc. GL823K USB 2.0 SD/MSPRO Card Reader Controller Datasheet Devin Qiu Q:327857878 Revision 1.03 Dec. 17, 2014 Copyright Copyright 2014 Genesys Logic, Inc. All rights reserved. No part
More information250 Mbps Transceiver in LC FB2M5LVR
250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible
More informationSFP GE T. Copper SFP Transceiver
SFP GE T Copper SFP Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low EMI Low power
More informationQ Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height
Application Note Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height Copyrights and Trademarks Copyright 2004 Samtec, Inc. Developed in conjunction with Teraspeed Consulting
More informationUsing the Protocol To Simplify PHY Testing: A Practical Example with MIPI UniPro
Victor Sanchez-Rico Project Team Leader - MIPI Using the Protocol To Simplify PHY Testing: A Practical Example with MIPI UniPro Agenda Problem Statement General Solution MIPI UniPro PHY Test Mode Proposed
More informationMIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET
The InterOperability Laboratory MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET Abstract: This document serves as the primary documentation for the MIPI D-PHY Reference Termination
More informationEfficient Verification of Mixed-Signal SerDes IP Using UVM
Efficient Verification of Mixed-Signal SerDes IP Using UVM Varun R, Senior Design Engineer, Cadence Vinayak Hegde, Design Engineering Manager, Cadence IP are an integral part of systems-on-chips (SoC)
More informationSD series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
SD series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents Industrial Micro SD card LIST OF FIGURES... 5 1. PRODUCT
More informationCE-ATA Embedded Cable and Connector Specification
CE-ATA Embedded Cable and Connector Specification Révision 1.0 23-August-2005 Apple Computer Corporation Hitachi Global Storage Technologies Corporation Intel Corporation Marvell Semiconductor Corporation
More informationBoard Design Guidelines for PCI Express Architecture
Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following
More informationSD Specifications Part 1 Physical Layer Simplified Specification
SD Specifications Part 1 Physical Layer Simplified Specification Version 6.00 April 10, 2017 Technical Committee SD Card Association Draft Only Page Draft Revision History for Simplified Version 6.00 Date
More informationCourse 10: Interfaces Agenda
Course 10: Interfaces 1 Agenda Introduction V.24 interface (RS232) USB 2 Introduction 3 Definition(s) (from the web) A boundary across which two independent systems meet and act on or communicate with
More informationSD series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
SD series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents Industrial Micro SD card LIST OF FIGURES... 5 1. PRODUCT
More informationQFBR-S01IN001Z. Optical Phase Interrogator. Data Sheet. Description. Features. Applications
Optical Phase Interrogator Description The QFBR-S01IN001Z is a versatile optical phase interrogation (OPI) unit based on Avago proprietary technology. The working principle is based on comparing a fixed
More informationData Sheet. QFBR-S01IN001Z Optical Phase Interrogator. Description. Features. Applications
QFBR-S01IN001Z Optical Phase Interrogator Data Sheet Description Avago technologies QFBR-S01IN001Z is a versatile optical phase interrogation (OPI) unit based on Avago proprietary technology. The working
More informationCopper SFP Transceiver
Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low
More informationWhitepaper. What s new at COM Express Revision 2.0. What changes with Revision 2.0? Compact Form Factor
What s new at COM Express Revision 2.0 Since its beginning in 2005, the COM Express Specification success story continues to build. Its main target was, and still is, to define the mandatory requirements
More informationAutomotive Ethernet BroadR-Reach
Automotive Ethernet BroadR-Reach Agilent PHY Compliance Solutions 1 Last update 2013/07/25 (YS) Agenda BroadR-Reach Overview Transmitter Testing Link Segment Testing 2 BroadR-Reach Applications 3 Connectivity
More informationSolving MIPI D-PHY Receiver Test Challenges
Stefan Walther and Yu Hu Verigy stefan.walther@verigy.com yu.hu@verigy.com Abstract MIPI stands for the Mobile Industry Processor Interface, which provides a flexible, low-cost, high-speed interface solution
More informationSMT-FMC211. Quad DAC FMC. Sundance Multiprocessor Technology Limited
Sundance Multiprocessor Technology Limited Form : QCF51 Template Date : 10 November 2010 Unit / Module Description: Quad DAC FMC Unit / Module Number: Document Issue Number: 1.1 Original Issue Date: 11
More informationPCI Express Link Equalization Testing 서동현
PCI Express Link Equalization 서동현 Application Engineer January 19th, 2016 Agenda Introduction Page 2 Dynamic Link Equalization TX/RX Link Equalization Tests Test Automation RX Stress Signal Calibration
More information1000BASE-T SFP Transceiver
1000BASE-T SFP Transceiver Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low EMI Low power dissipation
More informationEMIF06-USD14F3. 6-line low capacitance IPAD for micro-sd card with EMI filtering and ESD protection. Applications. Description. Features.
6-line low capacitance IPAD for micro-sd card with EMI filtering and ESD protection Applications Datasheet production data Flip Chip (15 bumps) Consumer and computer electronics with micro-sd card such
More informationMLC. Secure Digital Memory Card
MLC Secure Digital Memory Card PHANES-F Series Product Specification MLC Secure Digital High & extended Memory Card Version 01V0 Document No. 100-xPSDH-PFTMB May 2017 APRO CO., LTD. Phone: +88628226-1539
More informationFPD-Link Evaluation Kit User s Manual NSID FLINK3V8BT-85
FPD-Link Evaluation Kit User s Manual NSID FLINK3V8BT-85 Rev 3.0 Page 1 of 25 Table of Contents INTRODUCTION... 3 CONTENTS OF EVALUATION KIT... 4 APPLICATIONS... 4 FEATURES AND EXPLANATIONS... TRANSMITTER...
More informationSpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003)
SpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003) 4-5 November 2003, ESTEC Noordwijk, The Netherlands Steve Parkes (1), Josep Rosello (2) (1) University of Dundee, Applied Computing, Dundee,
More informationCompliance test method and detailed spec for - USB2.0. Tektronix Korea YJ.PARK
Compliance test method and detailed spec for - USB2.0 Tektronix Korea YJ.PARK 1 Agenda Introduction to USB2.0 Architecture Overview Frame Work and Data Transfer USB2.0 Spec. and Compliance testing Tektronix
More informationIGLOO2 Evaluation Kit Webinar
Power Matters. IGLOO2 Evaluation Kit Webinar Jamie Freed jamie.freed@microsemi.com August 29, 2013 Overview M2GL010T- FG484 $99* LPDDR 10/100/1G Ethernet SERDES SMAs USB UART Available Demos Small Form
More informationIndustrial. Micro SD Card. Product Data Sheet
Industrial Micro SD Card Product Data Sheet 1 1. Introduction... 4 1.1. General Description... 4 2. Product Specifications... 5 3. Environmental Specifications... 7 3.1. Environmental Conditions... 7 3.2.
More informationPI2EQX6874ZFE 4-lane SAS/SATA ReDriver Application Information
Contents General Introduction How to use pin strap and I2C control External Components Requirement Layout Design Guide Power Supply Bypassing Power Supply Sequencing Equalization Setting Output Swing Setting
More informationGE-GB-PxRC Copper SFP Transceiver
Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint GE-GB-PxRC Copper SFP Transceiver Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low EMI Low
More informationTeledyne LeCroy. Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing
Teledyne LeCroy DisplayPort Standard April, 2016 Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing This document is provided "AS IS" and without any warranty of any kind, including, without
More informationAchieving PCI Express Compliance Faster
Achieving PCI Express Compliance Faster Agenda PCIe Overview including what s new with Gen4 PCIe Transmitter Testing PCIe Receiver Testing Intro to Tektronix s PCIe Tx and Rx Test Solution PCIe Market
More informationAN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs
AN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents AN 754: MIPI D-PHY Solution with Passive
More informationDDR3 DIMM 1867 Interposer For use with Agilent Logic Analyzers
DDR3 DIMM 1867 Interposer For use with Agilent Logic Analyzers DDR3 1867 MT/s bus analysis Supports Agilent 16900-series logic analyzers Includes protocol-decode software, probe configuration software,
More informationVESA Display Standards Updates
VESA Display Standards Updates Jim Choate VESA Compliance Program Manager May 3, 2018 Agenda VESA Overview DisplayPort Market Adoption DisplayPort 1.4a Updates VESA Certified DisplayHDR New VESA Technology
More informationThe Fast Track to PCIe 5.0
WHITE PAPER The Fast Track to PCIe 5.0 Doubling the Throughput of PCIe 4.0 to 32 GT/s Data center operators need to embrace next-generation technologies to support the response times and high bandwidth
More informationUSB Technology Update
USB Technology Update IDF Shenzhen 2014 Jeff Ravencraft, USB-IF President and COO Rahman Ismael, USB-IF USB-IF Compliance Committee chair Agenda Delivering a Single Cable Solution SuperSpeed USB USB Power
More informationSFP-GE-T Copper SFP Transceiver
Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint SFP-GE-T Copper SFP Transceiver Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low EMI Low power
More informationPCI Express 4.0 Test Solution
PCI Express 4.0 Test Solution Key Features PCIe Gen4 CEM compliance testing: Transmitter preset and signal quality Transmitter link equalization Receiver test calibration Receiver jitter tolerance Fully
More informationZEROPLUS Bus Expert Installation Guide. Installation Guide. ZEROPLUS Bus Expert Installation Guide Page 0
Installation Guide Page 0 Index Preface... 2 1 Feature of Bus Expert... 3 1.1 Package Contents... 3 1.2 Introduction... 6 1.3 Hardware Specifications... 8 1.3.1 Bus Expert Specifications... 8 1.3.2 emmc
More informationGLC-T (1000BASE-T SFP) Datasheet
GLC-T (1000BASE-T SFP) Datasheet Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP footprint TX Disable and RX Los/without Los function Fully metallic enclosure for low EMI Low power
More informationNBASE-T and IEEE802.3bz Ethernet Testing 7 MARCH 2016
NBASE-T and IEEE802.3bz Ethernet Testing Agenda Market Drivers for 2.5G/5G Ethernet Data Rates 2.5G/5G Ethernet Transmitter Test Challenges and Solutions Testing Approach for 2.5G/5G Data Rates Information/Resources
More informationHDMI EXTENDER ELE8087
HDMI EXTENDER TM ELE8087 INSTALLATION Manual 7.1 CH AUDIO Made in Taiwan Safety and Notice The ELE8087 HDMI EXTENDER has been tested for conformance to safety regulations and requirements, and has been
More informationOne Technology Way P.O. Box 9106 Norwood, MA Tel: Fax:
One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com DPG3 The DPG3, or Data Pattern Generator 3, is a device designed to support the evaluation of
More informationPGY-MMC-SD Datasheet emmc and SD (UHS-I) Electrical Validation and Protocol Decode Software
emmc and SD (UHS-I) Electrical Validation and Protocol Decode Software Detail View correlates Waveform, Protocol and electrical measurements Features emmc and SD (UHS-I) electrical measurements and Protocol
More informationUMSDXXXGBP Micro-SD 3.0 Memory Card Specification
Micro-SD 3.0 Memory Card Specification Version 1.1 Revision History Revision History Draft Date Remark 1.0 First Release 2011-03-21 Andre 1.1 Mechanical Drawing updated 2011-07-01 Eric A. General Description
More informationXSFP-SPT-PE-T1 Copper SFP Transceiver
XSFP-SPT-PE-T1 Copper SFP Transceiver Features Up to 1.25GB/s bi-directional data links Hot-pluggable SFP footprint Extended case temperature range (0 C to +70 C ) Fully metallic enclosure for low EMI
More informationImplementing LVDS in Cyclone Devices
Implementing LVDS in Cyclone Devices March 2003, ver. 1.1 Application Note 254 Introduction Preliminary Information From high-speed backplane applications to high-end switch boxes, LVDS is the technology
More informationLatticeSCM SPI4.2 Interoperability with PMC-Sierra PM3388
August 2006 Technical Note TN1121 Introduction The System Packet Interface, Level 4, Phase 2 (SPI4.2) is a system level interface, published in 2001 by the Optical Internetworking Forum (OIF), for packet
More information10GBASE-CX4 Copper XFP Transceiver
10GBASE-CX4 Copper XFP Transceiver XFP-CX4 Features 10GBASE-CX4 compliant (IEEE 802.3ak) Overview The XFP-CX4 copper transceiver from MRV Communications provides cost-effective and reliable bandwidth transport
More informationMIPI D-PHY Bandwidth Matrix and Implementation Technical Note
MIPI D-PHY Bandwidth Matrix and Implementation FPGA-TN-02090 Version 1.1 January 2019 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Video Format... 6 2.1. Video Resolution and Pixel Clock...
More informationECE 485/585 Microprocessor System Design
Microprocessor System Design Lecture 16: PCI Bus Serial Buses Zeshan Chishti Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science Source: Lecture based on materials
More informationSP336E Evaluation Board Manual Rev 2.1
SP336E Evaluation Board Manual 11-23-10 Rev 2.1 Features Easy Evaluation of the SP336E Transceiver RS-232 and RS-485 Protocols Local or Remote Loop Back testing 10Mbps Differential Transmission Rates Test
More informationU4421A MIPI D-PHY (CSI-2/DSI) Protocol Exerciser and Analyzer. Bring your CSI-2 and DSI-1 designs to market faster with complete confidence
U4421A MIPI D-PHY (CSI-2/DSI) Protocol Exerciser and Analyzer Bring your CSI-2 and DSI-1 designs to market faster with complete confidence Agilent s MIPI Solutions Application Protocol Standard CSI-2 camera
More information