Board Design Guidelines for PCI Express Architecture

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Board Design Guidelines for PCI Express Architecture"

Transcription

1 Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following person and company are solely those of the presenter and not in any way endorsed, certified, or necessarily the opinion of PCI-SIG or its members. Copyright 2003, PCI-SIG, All Rights Reserved 1

2 Agenda Background Layout considerations Simulations Validations Summary Copyright 2003, PCI-SIG, All Rights Reserved 2

3 Bus Topologies PCI common clock Meet setup/hold timing Multi-drop parallel I/O AGP source synchronous Match all data to strobe Single strobe, multiple data CONN PCI Express serial differential CONN 133MT/s CONN Point-to-point, match per data pair only Longer route, creative device placement CLK MCH 533MT/s CONN MCH 2.5+GT/s MCH Point-to-point routing is is straightforward Copyright 2003, PCI-SIG, All Rights Reserved 3

4 Serial differential 800 mv RX TX Transmitter & package TX Spec Eye Baseboard AC caps D+ D- PCI Express Connector Interconnect Loss < 13.2 db Jitter < 0.3 UI Add-in card TX RX Receiver & package RX Spec 175 mv AC coupled Lane-to-lane de-skew Polarity inversion On-chip equalization On-chip terminations 0.7 UI UI = Unit Interval 400ps 0.4 UI Copyright 2003, PCI-SIG, All Rights Reserved 4

5 AGP8X Layout Challenges Data and Strobe must be length matched Serpentine routing is needed for length matching Short Motherboard Trace Lengths 2 6 max MCH to connector Tight Timing Budget Data-to-strobe timing skew AGP Connector Strobe Data Copyright 2003, PCI-SIG, All Rights Reserved 5

6 PCI Express makes layout easy Trace length matching between pairs is not required Embedded clock simplifies routing rules GND reference preferred Avoid splits and voids Use GND stitching vias when changing layers Longer motherboard trace 12 + possible AC Coupling Caps x16 PCI Express Connector No trace serpentines Copyright 2003, PCI-SIG, All Rights Reserved 6

7 Interconnect budget Interconnect Baseboard (connector and/or riser card) Add-in card Near-end crosstalk Impedance mismatch Total Loss 6.6 db 1.4 db 2.7 db 2.5 db 13.2 db Jitter 0.19 UI UI UI 0.3 UI Loss and Jitter are key parameters Impedance is not as critical Maintain differential pair symmetry Design tradeoffs for PCB: component loss vs. trace length Manage loss and symmetry to meet budget Copyright 2003, PCI-SIG, All Rights Reserved 7

8 Agenda Background Layout considerations Simulations Validations Summary Copyright 2003, PCI-SIG, All Rights Reserved 8

9 Stackup design No new PCB technology required Standard 4-layer stackup thick PCB Microstrip ½ oz Cu plated Ok Stripline 1 oz Cu (6+ layers) Better Soldermask L1 Signal Pre-preg L2 VCC Core L3 VSS Pre-preg L4 Signal Soldermask Nominal 4-layer PCB Stackup Trace Spacing Trace Width ε r = 4.1, +/- 0.3 ε r = 4.1, +/ mils 1.9 mils 4.4 mils 1.4 mils 47 mils 1.4 mils 4.4 mils 1.9 mils 1.2 mils Follow simple layout rules & design tradeoffs 62.4 mils Copyright 2003, PCI-SIG, All Rights Reserved 9

10 Trace Geometry & Impedance Use wider trace width Minimize loss Use wider traces for long routes More pair-to-pair spacing Minimize crosstalk Target differential Z o of 100 Ω ±20% Tx h 20 mil Tx Non-interleaved Topology example Microstrip Tx h Rx 20 mil Interleaved Topology example Stripline Copyright 2003, PCI-SIG, All Rights Reserved 10

11 PCB material dominates loss Stackup FR4 material Copper roughness loss Thinner dielectrics loss Non-homogeneous dielectric Resin Material Glass Material Localized Zo variation due to material weave loss Wide differential Impedance variation on µstrip Etching and Plating process loss FR4 cross-section Copyright 2003, PCI-SIG, All Rights Reserved 11

12 Trace length Longer trace length loss 0.25 to 0.35 db inherent loss per inch for FR4 microstrip traces Limit motherboard trace to < 12 inches and add-in card trace to < 3 inches 1.25GHz freq -5.23dB 20-inch line db VNA measurements for trace insertion loss Copyright 2003, PCI-SIG, All Rights Reserved 12

13 Trace Symmetry & Matching Match each differential pair per segment Match overall length 5 mils Symmetric routing for each pair Preferred matching Match near mismatch 45 mils Alternative matching Copyright 2003, PCI-SIG, All Rights Reserved 13

14 Pin field breakout Use side-by-side breakout for package to maintain symmetry Avoid tight bends Side-by-side Best Adjacent w/ small serpentine Ok Adjacent w/ bend Fair Diagonal routing Fair Copyright 2003, PCI-SIG, All Rights Reserved 14

15 Reference plane Full ground plane reference Stitching vias required for layer transition Clearance near plane void Avoid trace over anti-pad Plane Void Long trace routes Gnd stitching via Copyright 2003, PCI-SIG, All Rights Reserved 15

16 Bend Guidelines Avoid tight bends No 90 bends; impact to loss and jitter budgets Keep angles >= 135 (α) Keep minimum air gap A >= 3x the trace width Length of B and C >= 1.5x the width of the trace C B α A Copyright 2003, PCI-SIG, All Rights Reserved 16

17 AC coupling caps Size: 0402 best, 0603 ok No 0805 size or C-packs Symmetric placement Cap Size: 0.1uF best Cap location: Along Tx pairs on Motherboard Along Tx pairs on Add-in card Copyright 2003, PCI-SIG, All Rights Reserved 17

18 Connectors New connector with standard PTH Pinout optimized for differential routing Loss & crosstalk part of baseboard budget Connector sizes: x1, x4, x8, x16 Side B: Tx D- D+ Gnd Gnd Side A: Rx D+ D- Copyright 2003, PCI-SIG, All Rights Reserved 18

19 Card edge fingers Remove ref plane under edge fingers pads For better impedance/loss performance Outer Layer Differential Pair Signal Traces Layer 2 Reference Plane Layer 3 Reference Plane Outer Layer Edge Fingers Copyright 2003, PCI-SIG, All Rights Reserved 19

20 Test points & Vias Minimize Vias usage Up to 0.25 db loss per via Via pad size 25 mil, hole size 14 mil Put test points or LAI pads in series No stubs Provide Gnd pads for single-ended probing LAI pads Probe pads Gnd pads Copyright 2003, PCI-SIG, All Rights Reserved 20

21 Agenda Background Layout considerations Simulations Validations Summary Copyright 2003, PCI-SIG, All Rights Reserved 21

22 Simulations Simulations to maximize board solution space Simulation analysis using HSPICE, etc Dielectric and conductor loss must be modeled Simulate spec parameters Compliance Eye (Loss/Jitter) AC & DC common mode Return Loss (for buffer/package) Models Buffer, package, PCB (trace, via), connector Worst case ref channel Perform simulations to maximize solution space Copyright 2003, PCI-SIG, All Rights Reserved 22

23 Topology & modeling Multi-pair (2 aggressors, 1 victim) coupled models Tx Pkg AC cap Connector Pkg Rx aggressor victim aggressor Baseboard Add-in card Corner case PCB: impedance variations and non-homogenous effects 8b/10b compliance data pattern in Spec Aggressor Victim Aggressor Copyright 2003, PCI-SIG, All Rights Reserved 23

24 Spec vs. Product Simulations Spec simulations for generic board solution Tx to 50Ω load ~175mV Tx Pkg AC Cap Connector 50 Ω 800mV 175mV Baseboard Product simulations for specific package Tx to Rx (die-to-die) pad margins Card Pkg Rx Determine pad margins 800mV? Baseboard Card Copyright 2003, PCI-SIG, All Rights Reserved 24

25 Baseboard vs Card TX Eyes CEM Spec for separate Baseboard vs Card budget Baseboard Tx to 50Ω load Tx Pkg AC Cap Connector 50 Ω 800mV 274mV Baseboard Card Tx to 50Ω load 50 Ω AC Cap Pkg Tx 514mV 800mV Card Copyright 2003, PCI-SIG, All Rights Reserved 25

26 Baseboard vs Card RX Eyes CEM Spec defines Baseboard vs Card input requirements Determine pad eye? Eye for Baseboard Rx Rx Pkg Connector 445mV Baseboard Eye for Card Rx 238mV Pkg Rx Determine pad eye? Card Copyright 2003, PCI-SIG, All Rights Reserved 26

27 Compliance eye mask Must meet compliance Rx pins Min Rx eye 0.4 UI at 0 mv differential Min Vdiff-p-p at Rx 175 mv Add any Tx jitter not included in modeling Rx Eye Tx Jitter Compliance Eye 87.5mV 0mV -87.5mV 0.2UI 0.2UI 0.3UI 0.2UI 0.3UI 0.2UI Copyright 2003, PCI-SIG, All Rights Reserved 27

28 Data Analysis Example eye diagrams at RX pin Eye mask Jitter 0.5 UI 0.5 UI Median Jitter Example parameters for worst- case eye: RX cap = 1.3 pf TX cap = 1.3 pf RX res = 53 TX res = 53 MB length = 12" (with 250mil BO) Card length = 4" (with 250mil BO) AC cap = 200 nf MB Zo = High ~113 diff Z Card Zo = High ~113 diff Z De-emph emph = 3 db Swing = 800 mv Edge rate = slow Vias = 6 Driving direction = card Tx, MB Rx 30% guard band for AC common mode (for fiber weave effects) 20% guard band otherwise Copyright 2003, PCI-SIG, All Rights Reserved 28

29 AC common mode Max AC common Rx < 150 mv peak V AC-cm = V D+ + V D- 2 - V DC-cm V DC-cm = DC(avg) of V D+ + V D- 2 Example: 50 mv peak Copyright 2003, PCI-SIG, All Rights Reserved 29

30 Return Loss Simulations Return loss simulations for package using ADS/HSPICE/HFSS models Differential return loss targets from -10 to -15dB at 1.25GHz AC sweep up to 6 GHz Copyright 2003, PCI-SIG, All Rights Reserved 30

31 Ref channel for RX simulations Return Loss spec is not sufficient to guarantee RX operability Use Ref channel model for RX simulations Calibrate T-line with ~13.2dB loss to 175mV at 50Ω load Use Spec TX (800mV swing, -3.5dB deemphasis, 0.3UI TX jitter) Spec TX Pkg 29.6 stripline T-line 175mV Example Ref channel model 50Ω Determine pad eye for RX design Package design under test Copyright 2003, PCI-SIG, All Rights Reserved 31

32 Agenda Background Layout considerations Simulations Validations Summary Copyright 2003, PCI-SIG, All Rights Reserved 32

33 Signal measurement Generate compliance pattern per Spec Probe with real time scope (> 6 GHz analog bandwidth, > 20 G sampling) Scope post-processing software for Compliance Eye diagram analysis Rx Eye Diagram Voltage (Volts) Relative Unit Interval Time (Seconds) x Validate compliance eye diagram using scope Copyright 2003, PCI-SIG, All Rights Reserved 33

34 Analysis Methodology Average UI recovered from 3500 UI Voltage margin & Jitter analysis across 250 UI Repeat analysis by sweeping in 100 UI increments across entire acquisition AC Common Mode is reported for the entire acquisition Voltage (volts) 3,500 UI Clock Recovery Window (CRW) 250 UI Analysis Window Centered with CRW Sweep CRW Across Waveform Time (µsec) Waveform Data Copyright 2003, PCI-SIG, All Rights Reserved 34

35 Interpretation of Results Scope post-processing software Transition Eye De-emphasized Eye Max jitter Min Eye voltage margin AC Common mode Probe locations Tx output at 50Ω load Rx pin Example transition bit Eye Example de- emphasized bit Eye Copyright 2003, PCI-SIG, All Rights Reserved 35

36 Summary PCI Express point-to-point layout is straightforward Manage loss and symmetry in PCB to meet interconnect budget Follow basic layout rules and design tradeoffs to implement typical topologies Perform simulations to maximize solution space for complex topologies Validate compliance eye diagrams using real time scope Copyright 2003, PCI-SIG, All Rights Reserved 36

37 Collateral Whitepaper and other technical collateral available from the Intel Developer Network for PCI Express* Architecture Where attendees get additional and updated information Copyright 2003, PCI-SIG, All Rights Reserved 37

38 Thank you for attending the For more information please go to Copyright 2003, PCI-SIG, All Rights Reserved 38

39 Copyright 2003, PCI-SIG, All Rights Reserved 39

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group

More information

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Application Note QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004 Copyrights and Trademarks Copyright 2004 Samtec,

More information

IDT PEB383 QFP Board Design Guidelines

IDT PEB383 QFP Board Design Guidelines IDT PEB383 QFP Board Design Guidelines February 2010 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 (408) 284-8200 FAX: (408) 284-2775 Printed in U.S.A. 2009 GENERAL

More information

Tsi381 Board Design Guidelines

Tsi381 Board Design Guidelines Tsi381 Board Design Guidelines September 2009 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 (408) 284-8200 FAX: (408) 284-2775 Printed in U.S.A. 2009, Inc. GENERAL

More information

Tsi384 Board Design Guidelines

Tsi384 Board Design Guidelines Tsi384 Board Design Guidelines September 2009 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 (408) 284-8200 FAX: (408) 284-2775 Printed in U.S.A. 2009, Inc. GENERAL

More information

ATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004

ATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004 ATCA Platform Considerations for Backplane Ethernet Aniruddha Kundu Michael Altmann Intel Corporation May 2004 IEEE 802.3ap Back Plane Ethernet TF Interim meeting May 2004 1 Introduction This presentation

More information

DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim

DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim DDR4 Design And Verification In Hyperlynx LINESIM/Boardsim Rod Strange Business Development Manager Teraspeed Consulting A Division of Samtec April 2016 Outline Objective/Goal DDR4 vs. DDR3 from the SI/PI

More information

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different

More information

PI2EQX6874ZFE 4-lane SAS/SATA ReDriver Application Information

PI2EQX6874ZFE 4-lane SAS/SATA ReDriver Application Information Contents General Introduction How to use pin strap and I2C control External Components Requirement Layout Design Guide Power Supply Bypassing Power Supply Sequencing Equalization Setting Output Swing Setting

More information

Session 4a. Burn-in & Test Socket Workshop Burn-in Board Design

Session 4a. Burn-in & Test Socket Workshop Burn-in Board Design Session 4a Burn-in & Test Socket Workshop 2000 Burn-in Board Design BURN-IN & TEST SOCKET WORKSHOP COPYRIGHT NOTICE The papers in this publication comprise the proceedings of the 2000 BiTS Workshop. They

More information

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or 80000 Series Oscilloscopes Data Sheet Verify and debug your PCI Express designs

More information

Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report

Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report PCI Express 2.0 (5.0 Gb/s) Electrical Gb/s) Standard Electrical Standard [optional] [optional] Xilinx is disclosing this user guide, manual,

More information

PCI Express 4.0. Electrical compliance test overview

PCI Express 4.0. Electrical compliance test overview PCI Express 4.0 Electrical compliance test overview Agenda PCI Express 4.0 electrical compliance test overview Required test equipment Test procedures: Q&A Transmitter Electrical testing Transmitter Link

More information

USB Type-C Active Cable ECN

USB Type-C Active Cable ECN USB Type-C Active Cable ECN Christine Krause Active Cable WG Chair (Sponsored by Intel Corporation) USB Developer Days 2017 Taipei, Taiwan October 24 25, 2017 1 Introduction Scope Requirements for active

More information

Open NAND Flash Interface Specification: NAND Connector

Open NAND Flash Interface Specification: NAND Connector Open NAND Flash Interface Specification: NAND Connector Connector Revision 1.0 23-April-2008 Hynix Semiconductor Intel Corporation Micron Technology, Inc. Phison Electronics Corp. Sony Corporation Spansion

More information

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Advanced Mezzanine Card (AMC) Connector Routing. Report # 26GC011-1 September 21 st, 2006 v1.

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Advanced Mezzanine Card (AMC) Connector Routing. Report # 26GC011-1 September 21 st, 2006 v1. I N T E R C O N N E C T A P P L I C A T I O N N O T E Advanced Mezzanine Card (AMC) Connector Routing Report # 26GC011-1 September 21 st, 2006 v1.0 Advanced Mezzanine Card (AMC) Connector Copyright 2006

More information

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers - Transmitter Testing - Receiver Testing - Link Equalization Testing David Li Product Marketing Manager High Speed

More information

1. Introduction Reference Schematics Pin Control and Configuration Guideline (Pin Control Mode for ZB48 package)...

1. Introduction Reference Schematics Pin Control and Configuration Guideline (Pin Control Mode for ZB48 package)... Design Guide for DisplayPort Source Application PIEQXDP0 Table of Contents. Introduction... 2 2. Reference Schematics.... Pin Control and Configuration Guideline (Pin Control Mode for ZB8 package)....

More information

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard DensiShield Cable Assembly InfiniBand Standard CX4 Standard SI-2008-06-001 Revision 1 August-21-2008 Introduction The purpose of these tests was to show compliance of FCI s 26 AWG DensiShield cable assemblies

More information

Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics

Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Point-to-point designers face many challenges when laying out a new printed circuit board (PCB). The designer

More information

PCI Express 3.0 Testing Approaches for PHY and Protocol Layers

PCI Express 3.0 Testing Approaches for PHY and Protocol Layers PCI Express 3.0 Testing Approaches for PHY and Protocol Layers Agenda Introduction to PCI Express 3.0 Trends and Challenges Physical Layer Testing Overview Transmitter Design & Validation Transmitter Compliance

More information

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx Data Sheet PN: General Description WaveSplitter s Quad Small Form-Factor Pluggable Plus (QSFP+) active optical cables (AOC) are highperformance active optical cable with bi-directional signal transmission

More information

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0 I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK TinMan Connector Routing Report # 27GC001-1 May 9 th, 2007 v1.0 Z-PACK TinMan Connectors Copyright 2007 Tyco Electronics Corporation, Harrisburg,

More information

Optical SerDes Test Interface for High-Speed and Parallel Testing

Optical SerDes Test Interface for High-Speed and Parallel Testing June 7-10, 2009 San Diego, CA SerDes Test Interface for High-Speed and Parallel Testing Sanghoon Lee, Ph. D Sejang Oh, Kyeongseon Shin, Wuisoo Lee Memory Division, SAMSUNG ELECTRONICS Why Interface? High

More information

Frequency Generator for Pentium Based Systems

Frequency Generator for Pentium Based Systems Integrated Circuit Systems, Inc. ICS969C-23 Frequency Generator for Pentium Based Systems General Description The ICS969C-23 is a low-cost frequency generator designed specifically for Pentium-based chip

More information

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm

More information

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram s Features ÎÎPCIe 3.0 compliant à à Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible output ÎÎSupply voltage of 3.3V ±10% ÎÎ25MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V Current

More information

REFERENCE DESIGN Quad-SFP Host Adapter

REFERENCE DESIGN Quad-SFP Host Adapter Reference Design: HFRD-32.0 Rev. 2; 11/08 REFERENCE DESIGN Quad-SFP Host Adapter AVAILABLE Quad-SFP Host Adapter Table of Contents 1 Overview...2 2 Obtaining Additional Information...2 3 Typical Use...3

More information

for Summit Analyzers Installation and Usage Manual

for Summit Analyzers Installation and Usage Manual Protocol Solutions Group PCI Express 2.0 Mid-Bus Probe for Summit Analyzers Installation and Usage Manual Manual Version 1.1 Generated on: 2/7/2018 6:25 PM Document Disclaimer The information contained

More information

Using ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012

Using ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012 Using ADS to Post Process Simulated and Measured Models Presented by Leon Wu March 19, 2012 Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing,

More information

COMPLIANCE STATEMENT

COMPLIANCE STATEMENT COMPLIANCE STATEMENT Specification Specification name: PCIE-BASE-REV4.-CC-REFCLK Specification title: Common-clock Refclk Evaluation for PCIe v4. BASE (v1.) Specification owner: JitterLabs Device Under

More information

PCI Express Card Electromechanical Specification Revision 2.0

PCI Express Card Electromechanical Specification Revision 2.0 PCI Express Card Electromechanical Specification Revision 2.0 April 11, 2007 Revision Revision History Date 1.0 Initial release. 7/22/2002 1.0a Incorporated WG Errata C1-C7 and E1. 4/1/2003 1.1 Incorporated

More information

HFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner

HFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner HFSS Solver On Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 Problem Statement Usually SI engineers extract only the package or the pcb due to the trade offs between capacity

More information

250 Mbps Transceiver in LC FB2M5LVR

250 Mbps Transceiver in LC FB2M5LVR 250 Mbps Transceiver in LC FB2M5LVR DATA SHEET 650 nm 250 Mbps Fiber Optic Transceiver with LC Termination LVDS I/O IEC 61754-20 Compliant FEATURES LC click lock mechanism for confident connections Compatible

More information

HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner

HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 ANSYS, Inc. September 14, Problem Statement Usually SI engineers extract only the package or the pcb due to the trade-offs

More information

PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite

PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite Freescale Semiconductor Document Number: AN4784 Rev. 0, 10/2013 PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite This document provides a description of procedures, tools, and criteria

More information

cpci6u-24dsi32r 32-Channel 24-Bit Delta-Sigma Analog Input Board

cpci6u-24dsi32r 32-Channel 24-Bit Delta-Sigma Analog Input Board cpci6u-24dsi32r 32-Channel 24-Bit Delta-Sigma Analog Input Board FEATURES: 32 Differential 24-Bit Analog Input Channels Delta-Sigma Converter per Channel, with Linear Phase Digital Antialias Filtering

More information

Hybrid Couplers 3dB, 90º Type PC2025A2100AT00

Hybrid Couplers 3dB, 90º Type PC2025A2100AT00 GENERAL DESCRIPTION The PC2025A2100AT00 is a RoHS compliant low profile wideband 3dB hybrid coupler which can support mobile applications, including PCS and DCS applications. The power coupler series of

More information

Hybrid Couplers 3dB, 90º Type PC2025A2700AT00

Hybrid Couplers 3dB, 90º Type PC2025A2700AT00 GENERAL DESCRIPTION The PC2025A2700AT00 is a RoHS compliant low profile wideband 3dB hybrid coupler which can support mobile applications, including PCS and DCS applications. The power coupler series of

More information

Application Note 1242

Application Note 1242 HFBR-5701L/5710L/5720L/5730L and HDMP-1687 Reference Design for 1.25 GBd Gigabit Ethernet and 1.0625 GBd Fiber Channel Applications Application Note 1242 Introduction Avago s objective in creating this

More information

PEX 8505 Quick Start Hardware Design Guide

PEX 8505 Quick Start Hardware Design Guide PEX 8505 Quick Start Hardware Design Guide Version 1.0 November 2007 Website: http://www.plxtech.com Email: apps@plxtech.com Phone: 408 774-9060 800 759-3735 Fax: 408 774-2169 PLX Technology, Inc. retains

More information

VLSI AppNote: VSx053 Simple DSP Board

VLSI AppNote: VSx053 Simple DSP Board : VSx053 Simple DSP Board Description This document describes the VS1053 / VS8053 Simple DPS Board and the VSx053 Simple DSP Host Board. Schematics, layouts and pinouts of both cards are included. The

More information

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Test 8561 (Category 7, 2 lane) J Sawdy, Sr. SI Engineer 4/14/10 Forward The RJ45 connector is found in enterprise installations

More information

PART. *EP = Exposed pad. LVDS IN+ IN- PCB OR TWISTED PAIR. Maxim Integrated Products 1

PART. *EP = Exposed pad. LVDS IN+ IN- PCB OR TWISTED PAIR. Maxim Integrated Products 1 19-0849; Rev 1; 12/07 10-Bit LVDS Serializer General Description The serializer transforms 10-bit-wide parallel LVCMOS/LVTTL data into a serial high-speed, low-voltage differential signaling (LVDS) data

More information

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing Methods of Implementation using Tektronix BERTScope BSA85C Analyzer, CR125A Clock Recovery, DPP125B De-Emphasis Processor, and Series 70000

More information

Optical Evaluation Kit for the ADN2530 Differential VCSEL Driver EVAL-ADN2530

Optical Evaluation Kit for the ADN2530 Differential VCSEL Driver EVAL-ADN2530 Optical Evaluation Kit for the ADN2530 Differential VCSEL Driver EVAL-ADN2530 GENERAL DESCRIPTION This data sheet describes the optical evaluation kit for the ADN2530, a 10 Gbps active back-terminated,

More information

FB1M2KPR. Industrial Ethernet Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION FEATURES APPLICATIONS AVAILABLE OPTIONS

FB1M2KPR. Industrial Ethernet Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION FEATURES APPLICATIONS AVAILABLE OPTIONS FB1M2KPR Industrial Ethernet Fiber Optic OptoLock Transceiver Data Sheet DESCRIPTION Firecomms Industrial OptoLock transceiver has a small form factor housing which combines a pair of Firecomms fiber optic

More information

ProASIC3/E SSO and Pin Placement Guidelines

ProASIC3/E SSO and Pin Placement Guidelines ProASIC3/E SSO and Pin Placement Guidelines Introduction SSO Effects Ground bounce and VCC bounce have always been present in digital integrated circuits (ICs). With the advance of technology and shrinking

More information

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation Yuzhe Chen, Zhaoqing Chen and Jiayuan Fang Department of Electrical

More information

Serial ATA Gen2 Jitter Tolerance Testing

Serial ATA Gen2 Jitter Tolerance Testing Serial ATA Gen2 Jitter Tolerance Testing Abstract Guy Foster SyntheSys Research, Inc. February 21, 2006 SR-TN054 Serial ATA [i] is an increasingly common serial bus technology aimed at disk drive applications.

More information

DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2)

DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2) DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2) Connector-Less Probing: Electrical and Mechanical Advantages Authors/Presenters: Brock LaMeres, Agilent Technologies Brent Holcombe, Agilent

More information

High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface. Outline

High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface. Outline High-speed, high-bandwidth DRAM memory bus with Crosstalk Transfer Logic (XTL) interface Hideki Osaka Hitachi Ltd., Kanagawa, Japan oosaka@sdl.hitachi.co.jp Toyohiko Komatsu Hitachi Ltd., Kanagawa, Japan

More information

PCI Express Rx-Tx-Protocol Solutions

PCI Express Rx-Tx-Protocol Solutions PCI Express Rx-Tx-Protocol Solutions Customer Presentation December 13, 2013 Agenda PCIe Gen4 Update PCIe Gen3 Overview PCIe Gen3 Tx Solutions Tx Demo PCIe Gen3 Rx Solutions Rx Demo PCIe Gen3 Protocol

More information

Automotive Electronics Council Component Technical Committee

Automotive Electronics Council Component Technical Committee ATTACHMENT 11 CHARGED DEVICE MODEL (CDM) ELECTROSTATIC DISCHARGE TEST Acknowledgment Any document involving a complex technology brings together experience and skills from many sources. The Automotive

More information

100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal

100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal 100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal IEEE P802.3bj 100Gb/s Backplane and Copper Cable Task Force Newport Beach Rich Mellitz, Intel Corporation Kent Lusted, Intel Corporation

More information

DDR4: Designing for Power and Performance

DDR4: Designing for Power and Performance DDR4: Designing for Power and Performance Agenda Comparison between DDR3 and DDR4 Designing for power DDR4 power savings Designing for performance Creating a data valid window Good layout practices for

More information

PCI Express Card Electromechanical Specification Revision 1.1

PCI Express Card Electromechanical Specification Revision 1.1 PCI Express Card Electromechanical Specification Revision 1.1 March 28, 200 Revision Revision History Date 1.0 Initial release. 7/22/02 1.0a Incorporated WG Errata C1-C7 and E1. 4/1/03 1.1 Incorporated

More information

RJ-10G-SX Rugged 10G 1x12 Optical Transceiver Fiber Optic Transceiver

RJ-10G-SX Rugged 10G 1x12 Optical Transceiver Fiber Optic Transceiver RJ-10G-SX Features: Duplex transceiver module Supports data rates of 8Gbps to 10.3125Gbps 850nm VCSEL transmitter and PIN receiver Typical reach of 82m on OM2, 300m on OM3 and 400m on OM4 Compliant to

More information

Board Design Guidelines for Intel Programmable Device Packages

Board Design Guidelines for Intel Programmable Device Packages Board Design Guidelines for Intel Programmable Device Packages AN-114 2017.02.24 Subscribe Send Feedback Contents Contents 1 Board Design Guidelines for Intel Programmable Device Packages...3 1.1 Overview

More information

Features. Applications

Features. Applications 3.3V Ultra-Precision 1:4 LVDS Fanout Buffer/Translator with Internal Termination General Description The is a 3.3V, high-speed 2GHz differential low voltage differential swing (LVDS) 1:4 fanout buffer

More information

Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s

Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s January 2015 Jennie Grosslight Product Manager Agenda Overview Benefits and challenges for DDR4 and LPDDR4 >2400Mb/s Breakthrough Insight

More information

14HSAI4. 14-Bit, 4-Channel, 50MSPS/Channel PMC Analog Input Board. With 66MHz PCI Compatibility, Multiple Ranges, and Data Packing

14HSAI4. 14-Bit, 4-Channel, 50MSPS/Channel PMC Analog Input Board. With 66MHz PCI Compatibility, Multiple Ranges, and Data Packing 14HSAI4 14-Bit, 4-Channel, 50MSPS/Channel PMC Analog Input Board FEATURES: With 66MHz PCI Compatibility, Multiple Ranges, and Data Packing Available in PMC, PCI, cpci and PC104-Plus and PCI Express form

More information

PI5USB30213A Application Information

PI5USB30213A Application Information PI5USB30213A Application Information Diodes Incorporated (Milpitas office) Table of Contents 1 Introduction... 2 2 Why PI5USB30213A in USB3.1 Gen1 Type-C Application... 2 2.1 Type-C Port Channel Budget...

More information

PCIe-24DSI64C200K. 24-Bit, 64-Channel, 250KSPS, PCI-Express Module. With 64 Differential Delta-Sigma Input Channels. Features Include: Applications:

PCIe-24DSI64C200K. 24-Bit, 64-Channel, 250KSPS, PCI-Express Module. With 64 Differential Delta-Sigma Input Channels. Features Include: Applications: PCIe-24DSI64C200K 24-Bit, 64-Channel, 250KSPS, PCI-Express Module With 64 Differential Delta-Sigma Input Channels Available also in PCI and Compact PCI form factors as: PCI64-24DSI64C: cpci6u64-24dsi64c:

More information

PCB Layout for the Ethernet PHY Interface

PCB Layout for the Ethernet PHY Interface TN PCB Layout for the thernet PHY Interface Introduction This technical note provides reference design information to allow you to design your own PCB with an thernet connection. Figure shows a typical

More information

MAX4951C 6Gbps SATA Bidirectional Redriver with Input Equalization, Preemphasis, and Advanced Power Management

MAX4951C 6Gbps SATA Bidirectional Redriver with Input Equalization, Preemphasis, and Advanced Power Management 9-585; Rev ; 3/ E V A L U A T I O N K I T A V A I L A B L E MAX495C General Description The MAX495C dual-channel buffer with input equalization and preemphasis is ideal to redrive internal serial- ATA

More information

PCI Express XMC to PCI Express Adapter with J16 Connector Breakout DESCRIPTION

PCI Express XMC to PCI Express Adapter with J16 Connector Breakout DESCRIPTION PCI Express XMC to PCI Express Adapter with J16 Connector Breakout FEATURES Adapt one XMC.3 (PCI Express VITA 42.3) module to a PCI Express slot PCI Express x1 lane interface Active signal equalization

More information

40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-xxAOC. Product Specification

40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-xxAOC. Product Specification 40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-XXAOC Product Specification Features 4 independent full-duplex channels Up to 11.2Gb/s data rate per channel QSFP+ MSA compliant Up to 100m transmission

More information

EXAMAX HIGH SPEED BACKPLANE CONNECTOR SYSTEM Innovative pinless connector system delivering superior electrical performance at speeds 25 to 56Gb/s

EXAMAX HIGH SPEED BACKPLANE CONNECTOR SYSTEM Innovative pinless connector system delivering superior electrical performance at speeds 25 to 56Gb/s EXAMAX HIGH SPEED BACKPLANE Innovative pinless connector system delivering superior electrical performance at speeds 5 to 5Gb/s SUPPORTS MANY INDUSTRY STANDARD SPECIFICATIONS; MIGRATION PATH TO HIGHER

More information

2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH INTERNAL INPUT TERMINATION

2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH INTERNAL INPUT TERMINATION 2.5V, 3.2Gbps, DIFFERENTIAL 4:1 LVDS MULTIPLEXER WITH TERNAL PUT TERMATION FEATURES Selects among four differential inputs Guaranteed AC performance over temp and voltage: DC-to > 3.2Gbps data rate throughput

More information

3.3V 1GHz PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX

3.3V 1GHz PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX 3.3V 1GHz PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR WITH 2:1 INPUT MUX FEATURES High-performance, 1GHz LVDS fanout buffer/ translator 22 differential LVDS output pairs Guaranteed AC parameters over

More information

Wireless Access Point Server/Storage DIFF1 DIFF2

Wireless Access Point Server/Storage DIFF1 DIFF2 PCI-EXPRESS GEN 1, GEN 2, AND GEN 3 1:2 FAN-OUT CLOCK BUFFER Features PCI-Express Gen 1, Gen 2, and Gen 3 compliant devices Two low-power PCIe clock outputs Supports Serial-ATA (SATA) at 100 MHz No termination

More information

AOZ8844. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications

AOZ8844. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications Ultra-Low Capacitance TVS Diode General Description The is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, USB 3.0, MDDI, SATA, and Gigabit thernet from damaging

More information

Understanding 3M Ultra Hard Metric (UHM) Connectors

Understanding 3M Ultra Hard Metric (UHM) Connectors 3M Electronic Solutions Division 3MUHMWEBID_100809 Understanding 3M Ultra Hard Metric (UHM) Connectors Enabling performance of next generation 2 mm Hard Metric systems 3M Electronic Solutions Division

More information

DPhy Decoder MIPI 1.5Gb/s Protocol Decoder Hardware DataSheet & User Manual. March Rev 1.0

DPhy Decoder MIPI 1.5Gb/s Protocol Decoder Hardware DataSheet & User Manual. March Rev 1.0 DPhy Decoder MIPI 1.5Gb/s Protocol Decoder Hardware DataSheet & User Manual March 2013 - Rev 1.0 1 MIPI DPhy Decoder 1.0 General: The MIPI DPhy Decoder (DPhyDkd) is the hardware probe that supports protocol

More information

PCIe-20AO8C500K. 20-Bit 8-Output 500KSPS Precision Wideband. PCI Express Short-Card Analog Output Module

PCIe-20AO8C500K. 20-Bit 8-Output 500KSPS Precision Wideband. PCI Express Short-Card Analog Output Module PCIe-20AO8C500K 20-Bit 8-Output 500KSPS Precision Wideband PCI Express Short-Card Analog Output Module Features Include: Eight Single-ended or 3-Wire Differential 20-Bit analog output channels. Simultaneous

More information

Intel MAX 10 High-Speed LVDS I/O User Guide

Intel MAX 10 High-Speed LVDS I/O User Guide Intel MAX 10 High-Speed LVDS I/O User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel MAX 10 High-Speed LVDS

More information

MPXH6300A, 20 to 300 kpa, Absolute, Integrated, Pressure Sensor

MPXH6300A, 20 to 300 kpa, Absolute, Integrated, Pressure Sensor Freescale Semiconductor Document Number: Data Sheet: Technical Data Rev. 6.0, 09/2015, 20 to 300 kpa, Absolute, Integrated, Pressure Sensor Freescale's series sensor integrates on-chip, bipolar op amp

More information

Intel Stratix 10 Analog to Digital Converter User Guide

Intel Stratix 10 Analog to Digital Converter User Guide Intel Stratix 10 Analog to Digital Converter User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Stratix

More information

AOZ Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications

AOZ Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications Ultra-Low Capacitance TS Diode General Description The -03 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI 1.4/2.0, USB 3.1, MDDI, SATA, and Gigabit thernet

More information

Series SMPM-T. Description. Compatibility. Content. Interface dimensions (mm/inches) SMPM-T male (pin contact), smooth bore

Series SMPM-T. Description. Compatibility. Content. Interface dimensions (mm/inches) SMPM-T male (pin contact), smooth bore Series Description The is the smallest threaded open source connector on the market. Its unique and innovative combination of a MIL- STD-348 SMPM female interface connector together with a retractable

More information

GRAPHICS CONTROLLERS APIX PCB-DESIGN GUIDELINE

GRAPHICS CONTROLLERS APIX PCB-DESIGN GUIDELINE Fujitsu Semiconductor Europe Application Note an-mb88f33x-apix-pcb-design-guideline-rev1-10 GRAPHICS CONTROLLERS MB88F33X INDIGO2(-X) APIX PCB-DESIGN GUIDELINE APPLICATION NOTE Revision History Revision

More information

HDMI Solution. U N Vasudev - Strategic Product Planner

HDMI Solution. U N Vasudev - Strategic Product Planner HDMI Solution U N Vasudev - u.n.vasudev@tek.com Strategic Product Planner Agenda HDMI Overview and updates Additional resources HDMI High Definition Multimedia Interface HDMI 2.0 Testing Customer presentation

More information

microatx Electrical Design Suggestions Version 1.1

microatx Electrical Design Suggestions Version 1.1 microatx Electrical Design Suggestions micro ATX Electrical Design Suggestions Revision History Version Release Date Notes 1.0 Feb, 1998 Public release 1.1 Nov, 2003 Global change SFX Power Supply Design

More information

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP)

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP) PCI Express 3.0 1:8 HCSL Clock Buffer Features Î ÎPhase jitter filter for PCIe 3.0 application Î ÎEight Pairs of Differential Clocks Î ÎLow skew < 50ps (PI6C20800B),

More information

I.C. PCLK_IN DE_IN GND CNTL_IN1 RGB_IN0 RGB_IN1 RGB_IN2 RGB_IN3 RGB_IN4 RGB_IN5 RGB_IN6 RGB_IN7 CNTL_IN7 CNTL_IN6 CNTL_IN5 CNTL_IN4 CNTL_IN3 CNTL_IN2

I.C. PCLK_IN DE_IN GND CNTL_IN1 RGB_IN0 RGB_IN1 RGB_IN2 RGB_IN3 RGB_IN4 RGB_IN5 RGB_IN6 RGB_IN7 CNTL_IN7 CNTL_IN6 CNTL_IN5 CNTL_IN4 CNTL_IN3 CNTL_IN2 19-3558; Rev 4; 8/09 EVALUATION KIT AVAILABLE 27-Bit, 3MHz-to-35MHz General Description The digital video parallel-to-serial converter serializes 27 bits of parallel data into a serial data stream. Eighteen

More information

PC104P-16AO20 20-Channel 16-Bit High-Speed Analog Output PC104-Plus Board With 440,000 Samples per Second per Channel, and Simultaneous Clocking

PC104P-16AO20 20-Channel 16-Bit High-Speed Analog Output PC104-Plus Board With 440,000 Samples per Second per Channel, and Simultaneous Clocking PC104P-16AO20 20-Channel 16-Bit High-Speed Analog Output PC104-Plus Board With 440,000 Samples per Second per Channel, and Simultaneous Clocking Features Include: 20 Precision High-Speed Analog Output

More information

82577 Schematic Checklist (Version 2.1)

82577 Schematic Checklist (Version 2.1) 82577 Schematic Checklist (Version 2.1) Project Name Fab Revision Date Designer Intel Contact Reviewer SECTION CHECK ITEMS REMARKS DONE COMMENTS Completed by: Design Engineer Name: General Obtain the most

More information

MPXHZ6130A, 15 to 130 kpa, Absolute, Integrated Pressure Sensor

MPXHZ6130A, 15 to 130 kpa, Absolute, Integrated Pressure Sensor Freescale Semiconductor Document Number: Data Sheet: Technical Data Rev. 1.2, 06/2015, 15 to 130 kpa, Absolute, Integrated Pressure Sensor The series sensor integrates on-chip, bipolar op amp circuitry

More information

DRAFT AGP V3.0 Interface Specification. Revision: Original Date: December 1999

DRAFT AGP V3.0 Interface Specification. Revision: Original Date: December 1999 DRAFT AGP V3.0 Interface Specification Revision: 0.8.1 Original Date: December 1999 Revision: 0.95 Original Date: May 2001 Revision History Draft AGP3.0 Interface Specification Revision # Date Description

More information

IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO

IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO DATASHEET ADVANCE INFORMATION IDTVP386 General Description The VP386 is an ideal LVDS receiver that converts 4-pair LVDS data streams into parallel 28 bits of CMOS/TTL data with bandwidth up to 2.8 Gbps

More information

SCA620-EF1V1B SINGLE AXIS ACCELEROMETER WITH ANALOG INTERFACE

SCA620-EF1V1B SINGLE AXIS ACCELEROMETER WITH ANALOG INTERFACE Datasheet SCA620-EF1V1B SINGLE AXIS ACCELEROMETER WITH ANALOG INTERFACE The SCA620 accelerometer consists of a silicon bulk micro machined sensing element chip and a signal conditioning ASIC. The chips

More information

REV CHANGE DESCRIPTION NAME DATE. A Release

REV CHANGE DESCRIPTION NAME DATE. A Release REV CHANGE DESCRIPTION NAME DATE A Release 6-5-15 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the

More information

Fractional N PLL GHz

Fractional N PLL GHz Fractional N PLL 8.5-11.3GHz PMCC_PLL12GFN IP MACRO Datasheet Rev 1 Process: 65nm CMOS DESCRIPTION PMCC_PLL12GFN is a macro-block designed for synthesizing the frequencies required for fiber optic transceivers

More information

ONE STOP SOLUTION FOR YOUR EMBEDDED SYSTEMS NEEDS

ONE STOP SOLUTION FOR YOUR EMBEDDED SYSTEMS NEEDS ONE STOP SOLUTION FOR YOUR EMBEDDED SYSTEMS NEEDS 39/B, Yogashram Society, Behind Manekbaug Society, Ahmedabad 380015, INDIA TEL - +91-9825366832 EMAIL: gaurav_jogi@yahoo.co.in URL: http://gjmicrosys.tripod.com

More information

2. THE PCI EXPRESS BUS

2. THE PCI EXPRESS BUS 1 2. THE PCI EXPRESS BUS This laboratory work presents the serial variant of the PCI bus, referred to as PCI Express. After an overview of the PCI Express bus, details about its architecture are presented,

More information

Copyright 2011 by Dr. Andrew David Norte. All Rights Reserved.

Copyright 2011 by Dr. Andrew David Norte. All Rights Reserved. Near-End Crosstalk Considerations For Coupled Microstriplines David Norte, PhD www.the-signal-and-power-integrity-institute.com Thornton, Colorado, 80234, USA Abstract This paper addresses the impact of

More information

Agilent Technologies 1680/90-Series Logic Analyzer. Service Guide. Publication number October 2005

Agilent Technologies 1680/90-Series Logic Analyzer. Service Guide. Publication number October 2005 Service Guide Publication number 01680-97016 October 2005 For Safety information, Warranties, and Regulatory information, see the pages at the end of the book. Copyright Agilent Technologies 2001, 2004-2005

More information