GreenBus Wolfgang Klingauf 14th ESCUG Meeting FDL 06 Darmstadt
|
|
- Tamsin McDowell
- 5 years ago
- Views:
Transcription
1 GreenBus Wolfgang Klingauf 14th ESCUG Meeting FDL 06 Darmstadt 1
2 GreenSocs THE Open Source community based SystemC infrastructure project. Open to all to contribute / join / USE It is maintained and funded by subscriptions and contracts with GreenSocs Ltd. GreenSocs Ltd s product is co-ordination and delivery of open source infrastructure and construction of the open source community. GreenSocs uses a SourceForge repository to guarantee longevity. 2
3 GreenSocs SystemC Sandpit Contributions GreenSocs Engineering De-Facto Standards Passed to (e.g.) OSCI NEEDS GUIDANCE: Subscribers and GreenSocs Engineering 3
4 Central User Resource PUBLIC Read/Write information Wiki GreenSocs projects pages (GreenBus) Other project pages OPEN - to encourage community 4
5 All Aboard 5
6 GreenBus (cont d) IP1 IP2 Master Module Initiator Port GreenBus-Router Target Port Slave Module Low Level API AHB PLB Bus protocol class Low Level API Conve- nience API Conve- nience API Interoperability Layer: Generic Protocol User Layer: IP-specific convenience APIs 6
7 GreenBus GreenBus is not a bus! Inter-operability Simple API between models Defined data structures Safety Automatic memory management for data structures Event semantics between models Speed Data passed by shared pointers (payload-events) Only required events used Model free to use methods (rather than wait() calls) 7
8 GreenBus (cont d) Other features of GreenBus: Open Source Built for/on proposed TLM 2.0 standard Efficient (0.5 million atoms per second) Multiple abstraction levels GreenBus PLB AHB [1] Native support for other user API s (OCP-IP etc) PV BA CC [DAC 06] Synthezisable 8
9 Eclipse Environment Modular and extensible IDE for SystemC designs SystemC-specific features and extensions Availability 9 Project management Configuration Visualization Model execution Module tree viewer Structural representation Available for GreenSocs subscribers Further customer-specific licenses and extensions are possible GreenSocs funding will ensure public availability
10 DUST Structure and Communication Analysis Your SoC idea your SystemC model Live design structure analysis Interactive transaction recording Component / Bus / MSC / Gantt View Works with any LRM-2.1+ kernel GreenBus support 10
11 DUST Structure and Communication Analysis Your SoC idea 11 your SystemC model Live design structure analysis Interactive transaction recording Component / Bus / MSC / Gantt View Works with any LRM-2.1+ kernel GreenBus support the visual analysis
12 DUST Structure and Communication Analysis CSD Session 3 tomorrow afternoon 12
13 Package Management EASE OF USE Provide a common environment for packages Make it easy to Install / Evaluate / Remove / Upgrade Keep track of dependencies, etc. Allow multiple installed worlds All packages can be qualified in a known environment (gcc, systemc, ). Based on open source applications Available to ALL ESL vendors (can be used with flex etc) 13
14 Package Management EASE OF USE Provide a common environment for packages Make it > easy tar to-zxf gsroot_ _i386.tar.gz Install >./gsroot/bin/gsconfig / Evaluate / Remove / Upgrade >./gsroot/bin/gsh Keep track of dependencies, etc. $ gs-apt-get update Allow multiple $ gs-apt-get installed install worlds gstlm All packages $ cd examples/exaples_simple can be qualified in a known environment $ gscsim (gcc, example_simple.cpp systemc, ). Based on open source applications Available to ALL ESL vendors (can be used with flex etc) 14
15 Package Management EASE OF USE Provide a common environment for packages Make it easy to Lots of packages in the queue waiting to be done. Install / Evaluate / Remove / Upgrade Keep track of dependencies, ST TAC etc. Allow multiple installed worlds CoWare SCML Mentor s O/S package All packages can be qualified in a known Etc environment (gcc, systemc, ). Based on open source applications Available to ALL ESL vendors (can be used with flex etc) 15
16 That s it Thank you! Wolfgang.Klingauf@greensocs.com 16
AMBA Programmer s View Extensions to OSCI TLM v2.0. Nizar ROMDHANE Technical Marketing Manager RealView Tools, DSTG April, 2007
AMBA Programmer s View Extensions to OSCI TLM v2.0 Nizar ROMDHANE Technical Marketing Manager RealView Tools, DSTG April, 2007 1 Presentation Structure ARM Activities within OSCI AMBA Protocols: AXI focus
More informationWhy we need Standards for Transaction-Level Modeling
Why we need Standards for Transaction-Level Modeling Wolfgang Klingauf, Ulrich Golze TU Braunschweig, E.I.S. { klingauf, golze } @ eis.cs.tu-bs.de Mark Burton GreenSocs Ltd. mark.burton @ greensocs.com
More informationTowards a SystemC Transaction Level Modeling Standard. Stuart Swan Senior Architect Cadence Design Systems, Inc. June 2004
Towards a SystemC Transaction Level Modeling Standard Stuart Swan Senior Architect Cadence Design Systems, Inc. June 2004 SystemC Transaction Level Modeling What is TLM? Communication uses function calls
More informationEFFICIENT AND EXTENSIBLE TRANSACTION LEVEL MODELING BASED ON AN OBJECT ORIENTED MODEL OF BUS TRANSACTIONS
EFFICIENT AND EXTENSIBLE TRANSACTION LEVEL MODELING BASED ON AN OBJECT ORIENTED MODEL OF BUS TRANSACTIONS Rauf Salimi Khaligh, Martin Radetzki Institut für Technische Informatik,Universität Stuttgart Pfaffenwaldring
More informationQEMU and SystemC. Màrius Màrius Montón
QEMU and SystemC March March 2011 2011 QUF'11 QUF'11 Grenoble Grenoble Màrius Màrius Montón Outline Introduction Objectives Virtual Platforms and SystemC Checkpointing for SystemC Conclusions 2 Introduction
More informationIntroduction to the SystemC TLM Standard Stuart Swan Cadence Design Systems, Inc June 2005
Introduction to the SystemC TLM Standard Stuart Swan Cadence Design Systems, Inc June 2005 1 Copyright 2005 CADENCE DESIGN SYSTEMS, INC. SystemC Transaction Level Modeling What is TLM? Communication uses
More informationCoFluent Design FPGA. SoC FPGA. Embedded. Systems. HW/SW
CoFluent Design www.cofluentdesign.com Embedded HW/SW Systems SW SoC FPGA FPGA Integration Systems & Verification of GreenSocs Models in a CoFluent Testbench jerome.lemaitre@cofluentdesign.com NASCUG IX,
More informationThe Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning
1 The Architects View Framework: A Modeling Environment for Architectural Exploration and HW/SW Partitioning Tim Kogel European SystemC User Group Meeting, 12.10.2004 Outline 2 Transaction Level Modeling
More informationOSCI Update. Guido Arnout OSCI Chief Strategy Officer CoWare Chairman & Founder
OSCI Update Guido Arnout OSCI Chief Strategy Officer CoWare Chairman & Founder Chief Strategy Officer charter Ensure that OSCI strategy is created, coordinated, communicated & executed Identify OSCI technical
More informationTransaction Level Modeling with SystemC. Thorsten Grötker Engineering Manager Synopsys, Inc.
Transaction Level Modeling with SystemC Thorsten Grötker Engineering Manager Synopsys, Inc. Outline Abstraction Levels SystemC Communication Mechanism Transaction Level Modeling of the AMBA AHB/APB Protocol
More informationModular SystemC. In-house Training Options. For further information contact your local Doulos Sales Office.
Modular SystemC is a set of modules related to SystemC TM (IEEE 1666-2005) aimed at fulfilling teambased training requirements for engineers from a range of technical backgrounds, i.e. hardware and software
More informationNetwork simulation with. Davide Quaglia
Network simulation with SystemC Davide Quaglia Outline Motivation Architecture Experimental results Advantages of the proposed framework 2 Motivation Network Networked Embedded Systems Design of Networked
More informationSystemC Community. ISCUG May 9, 2008 Girish Nanappa, OSCI
SystemC Community Update ISCUG May 9, 2008 Girish Nanappa, OSCI OSCI Membership Corporate Members Associate Members 36 member companies, including 8 new since DATE 2007: CISC, CoFluent, ITRI, UPMC, STARC,
More informationMaintaining Consistency Between SystemC and RTL System Designs
7.2 Maintaining Consistency Between SystemC and RTL System Designs Alistair Bruce 152 Rockingham Street Sheffield, UK S1 4EB alistair.bruce@arm.com M M Kamal Hashmi Spiratech Ltd Carrington Business Park
More informationSCope: Efficient HdS simulation for MpSoC with NoC
SCope: Efficient HdS simulation for MpSoC with NoC Eugenio Villar Héctor Posadas University of Cantabria Marcos Martínez DS2 Motivation The microprocessor will be the NAND gate of the integrated systems
More informationARM s IP and OSCI TLM 2.0
ARM s IP and OSCI TLM 2.0 Deploying Implementations of IP at the Programmer s View abstraction level via RealView System Generator ESL Marketing and Engineering System Design Division ARM Q108 1 Contents
More informationGateway Design Challenges
What is GEP? Gateway Design Challenges Performance given system complexity Support multiple data types efficiently and securely Support multiple priorities Minimize latency and maximize throughput High
More informationSystemC Standardization Update Including UVM for SystemC Accellera Systems Initiative SystemC Standards Update. Andy Goodrich, Cadence Design Systems
SystemC Standardization Update Including UVM for SystemC Accellera Systems Initiative SystemC Standards Update Andy Goodrich, Cadence Design Systems Presentation Overview Accellera Overview Membership
More informationSystem Level Design with IBM PowerPC Models
September 2005 System Level Design with IBM PowerPC Models A view of system level design SLE-m3 The System-Level Challenges Verification escapes cost design success There is a 45% chance of committing
More informationSystem On Chip: Design & Modelling (SOC/DAM) 1 R: Verilog RTL Design with examples.
System On Chip: Design & Modelling (SOC/DAM) Exercises Here is the first set of exercises. These are intended to cover subject groups 1-4 of the SOC/DAM syllabus (R, SC, SD, ESL). These questions are styled
More information2.1 Typical IP-XACT based flow The IP-XACT standard can be applied in various parts of a typical SoC design flow as depicted in Figure 1
Industrial Integration Flows based on -XACT Standards Wido Kruijtzer 1, Pieter van der Wolf 1, Erwin de Kock 1, Jan Stuyt 1, Wolfgang Ecker 2, Albrecht Mayer 2, Serge Hustin 3, Christophe Amerijckx 3,
More information4 th European SystemC Users Group Meeting
4 th European SystemC Users Group Meeting http://www-ti.informatik.uni-tuebingen.de/systemc Copenhagen October 5 th, 2001, 1100-1600 SystemC 2.0 Tutorial Thorsten Grötker R & D Manager Synopsys, Inc. Motivation
More informationA UML Frontend for IP-XACT-based IP Management
A UML Frontend for IP-XACT-based IP Management Tim Schattkowsky, Tao Xie, Wolfgang Mueller Paderborn University/C-LAB Paderborn, Germany Abstract IP-XACT is a well accepted standard for the exchange of
More informationUsing the Gateway Exchange Protocol
Using the Gateway Exchange Protocol Session 2 Stephen C. Wills August 13, 2013 1 Subscribing to Measurements 2 Primary Data Flow Publication APIs Subscription APIs 3 Primary Data Flow (cont.) Publication
More informationMultiPath TCP : Linux Kernel Implementation
MultiPath : Linux Kernel Implementation Presenter: Christoph Paasch IP Networking Lab Université catholique de Louvain February 3, 2012 http://mptcp.info.ucl.ac.be Presenter: Christoph Paasch - IP Networking
More informationModeling, Analysis and Refinement of Heterogeneous Interconnected Systems Using Virtual Platforms
Modeling, Analysis and Refinement of Heterogeneous Interconnected Systems Using Virtual Platforms O. Bringmann (FZI), J. Gerlach (BOSCH), U. Nageldinger (Infineon), J. Stellmacher (Cadence) The VISION
More informationElectronic System Level Design Introduction to SystemC
Electronic System Level Design Introduction to SystemC Maziar Goudarzi Today Program SystemC (ver. 1.0) History Highlights Design methodology A simple SystemC example 2009 ESL Design 2 SystemC History
More information2. HW/SW Co-design. Young W. Lim Thr. Young W. Lim 2. HW/SW Co-design Thr 1 / 21
2. HW/SW Co-design Young W. Lim 2016-03-11 Thr Young W. Lim 2. HW/SW Co-design 2016-03-11 Thr 1 / 21 Outline 1 Software Engineering Young W. Lim 2. HW/SW Co-design 2016-03-11 Thr 2 / 21 Based on Software
More informationWorkshop 1: Specification for SystemC-AADL interoperability
Workshop 1: System Design in Avionics & Space Specification for -AADL interoperability Eugenio Villar Eduardo de las Heras Microelectronic Engineering Group University of Cantabria Outline Motivations
More informationARM System-Level Modeling. Platform constructed from welltested
ARM System-Level Modeling Jon Connell Version 1.0, June 25, 2003 Abstract Embedded hardware and software design tools often work under the assumption that designers will have full visibility into the implementation
More informationAutomatic Generation of Cycle Accurate and Cycle Count Accurate Transaction Level Bus Models from a Formal Model
Automatic Generation of Cycle Accurate and Cycle Count Accurate Transaction Level Bus Models from a Formal Model Chen-Kang Lo, Ren-Song Tsay Department of Computer Science, National Tsing-Hua University,
More informationBluespec Product Status and Direction. MIT Bluespec Workshop August 13, 2007
Bluespec Product Status and Direction MIT Bluespec Workshop August 13, 2007 Bluespec, Inc., 2007 A long time ago. A tool. Source: Arvind Content. Templates. Community. 2 Making things faster and easier
More informationThe Metaport. A Technique for Managing g Code Complexity. Jack Donovan HighIP Design Company
The Metaport A Technique for Managing g Code Complexity Jack Donovan HighIP Design Company jackd@highipdesign.com Outline Context, Motivation, and Definition Overview of An Example Example Code Snippets
More informationCosimulation of ITRON-Based Embedded Software with SystemC
Cosimulation of ITRON-Based Embedded Software with SystemC Shin-ichiro Chikada, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada Graduate School of Information Science, Nagoya University Information Technology
More informationQEMU for Xilinx ZynqMP. V Aug-20
QEMU for Xilinx ZynqMP Edgar E. Iglesias V2 2015-Aug-20 ZynqMP SoC New Chip (Zynq NG) Aggressive target for QEMU as early SW platform emulating WiP chip BootROMs, Boot-loaders,
More informationHigh Level Synthesis Re-usable model of AMBA AXI4 communication protocol for HLS based design flow developed using SystemC Synthesis subset
High Level Synthesis Re-usable model of AMBA 4 communication protocol for HLS based design flow developed using Synthesis subset NASCUG, San Francisco, USA (June, 2014) Presenter Dinesh Malhotra, CircuitSutra
More informationUVM-SystemC Standardization Status and Latest Developments
2/27/2017 UVM-SystemC Standardization Status and Latest Developments Trevor Wieman, SystemC CCI WG Chair Slides by Michael Meredith, Cadence Design Systems 2 Outline Why UVM-SystemC? UVM layered architecture
More informationTitle: Using Test-IP Based Verification Techniques in a UVM Environment
Title: Using Test-IP Based Verification Techniques in a UVM Environment Vidya Bellippady Sundar Haran Jay O Donnell Microsemi Corporation Microsemi Corporation Mentor Graphics San Jose, CA Hyderabad, India
More informationBus AMBA. Advanced Microcontroller Bus Architecture (AMBA)
Bus AMBA Advanced Microcontroller Bus Architecture (AMBA) Rene.beuchat@epfl.ch Rene.beuchat@hesge.ch Réf: AMBA Specification (Rev 2.0) www.arm.com ARM IHI 0011A 1 What to see AMBA system architecture Derivatives
More informationTransaction-level modeling of bus-based systems with SystemC 2.0
Transaction-level modeling of bus-based systems with SystemC 2.0 Ric Hilderink, Thorsten Grötker Synopsys, Inc. Efficient platform modeling Get to executable platform model ASAP Simulation speed >> 100k
More informationEsterel Studio Update
Esterel Studio Update Kim Sunesen Esterel EDA Technologies www.esterel-eda.com Synchron, November 2007, Bamberg Germany Agenda Update on Esterel Studio Architecture Diagrams Formal Verification IEEE standardization
More informationImpact of SystemC data types on execution speed
Impact of SystemC data types on execution speed Wolfgang Ecker Lars Schönberg Infineon Technologies AG 15th European SystemC Users Group Meeting April 2007 Organization Data type comparison SystemC data
More informationA study on transactors in multi language, mixed-level simulation of digital electronic systems
Master Thesis IMIT/LECS/ [2007-53] A study on transactors in multi language, mixed-level simulation of digital electronic systems Master of Science Thesis In Electronic System Design by Pablo Fernández
More informationA Flexible SystemC Simulator for Multiprocessor Systemson-Chip
A Flexible SystemC Simulator for Multiprocessor Systemson-Chip Luca Benini Davide Bertozzi Francesco Menichelli Mauro Olivieri DEIS - Università di Bologna DEIS - Università di Bologna DIE - Università
More informationJanuary 28 29, 2014San Jose. Engineering Workshop
January 28 29, 2014San Jose Open Network Linux A Common Linux Platform for OCP Switches Rob Sherwood Big Switch Networks CTO Outline Proposed in November OCP workshop Goal: Common community target à faster
More informationModeling Software with SystemC 3.0
Modeling Software with SystemC 3.0 Thorsten Grötker Synopsys, Inc. 6 th European SystemC Users Group Meeting Stresa, Italy, October 22, 2002 Agenda Roadmap Why Software Modeling? Today: What works and
More informationWhat is needed on top of TLM-2 for bigger Systems?
What is needed on top of TLM-2 for bigger Systems? Jerome Cornet - ST Martin Schnieringer - Bosch GmbH Accellera Systems Initiative 1 Agenda Introduction Example of Serial Protocols TLM Standard Design
More informationAN OPEN-SOURCE VHDL IP LIBRARY WITH PLUG&PLAY CONFIGURATION
AN OPEN-SOURCE VHDL IP LIBRARY WITH PLUG&PLAY CONFIGURATION Jiri Gaisler Gaisler Research, Första Långgatan 19, 413 27 Göteborg, Sweden Abstract: Key words: An open-source IP library based on the AMBA-2.0
More informationAnalysis of System Bus Transaction Vulnerability in SystemC TLM Design Platform
Analysis of System Bus Transaction Vulnerability in SystemC TLM Design Platform YUNG-YUAN CHEN, CHUNG-HSIEN HSU, AND KUEN-LONG LEU + Department of Computer Science and Information Engineering Chung-Hua
More informationEasy Steps Towards Virtual Prototyping using the SystemVerilog DPI
Easy Steps Towards Virtual Prototyping using the SystemVerilog DPI Dave Rich Mentor Graphics, Inc. Fremont, CA dave_rich@mentor.com Abstract The hardware and software worlds have been drifting apart ever
More informationPERFORMANCE ANALYSIS USING NXP S I.MX RT1050 CROSSOVER PROCESSOR AND THE ZEPHYR OS
PERFORMANCE ANALYSIS USING NXP S I.MX RT1050 CROSSOVER PROCESSOR AND THE ZEPHYR OS MAUREEN HELM LEOTESCU FLORIN MARIUS CRISTIAN VLAD BENCHMARKING TEAM AGENDA Zephyr Project introduction Analysis scope
More informationIntroduction to SystemC
Introduction to SystemC Damien Hubaux - CETIC Outline?? A language A C++ library February 12, 2004 SystemC, an alternative for system modeling and synthesis? 2 Why SystemC? Needs Increasing complexity,
More informationDie virtuelle Plattform:
Die virtuelle Plattform: Der Einsatz von Zynq fuer die Verifikation und das Debugging von konfigurierbaren Systemen Dr. Endric Schubert Missing Link Electronics Marlene-Dietrich-Straße 5 89231 Neu-Ulm
More informationParallel Programming
Parallel Programming Installing Eclipse Parallel Tools Platform (PTP) (Linux Distributions) Preliminaries - Install Java Author B. Wilkinson - Modification date May 29, 2015 Java is needed for the Eclipse
More informationIntegrated Development Environment
Integrated Development Environment WWW.ANDESTECH.COM 1 IDE Page 2 2 Toolchains IDE AndESLive Simulator AICE AndESLive Builder AndeShape AndeSight AndESLive Page 3 3 AndeSight IDE Window View Perspective
More informationSystem Integration and Testing Project Proposal
System Integration and Testing Project Proposal Overview Project Name: System Integration and Testing Repository Name: integration Description: Responsible for ONAP cross-projects system integration and
More informationEmbedded System Design and Modeling EE382V, Fall 2008
Embedded System Design and Modeling EE382V, Fall 2008 Lecture Notes 4 System Design Flow and Design Methodology Dates: Sep 16&18, 2008 Scribe: Mahesh Prabhu SpecC: Import Directive: This is different from
More informationQuestions from last time
Questions from last time Pthreads vs regular thread? Pthreads are POSIX-standard threads (1995). There exist earlier and newer standards (C++11). Pthread is probably most common. Pthread API: about a 100
More informationDistributed Objects. Object-Oriented Application Development
Distributed s -Oriented Application Development Procedural (non-object oriented) development Data: variables Behavior: procedures, subroutines, functions Languages: C, COBOL, Pascal Structured Programming
More informationLeveraging the PCI Support in Windows 2000 for StarFabric-based Systems
Leveraging the PCI Support in Windows 2000 for StarFabric-based Systems Mark Overgaard President, Pigeon Point Systems mark@pigeonpoint.com, 831-438-1565 Agenda Background StarFabric Bus Driver for Windows
More informationNirvana A Technical Introduction
Nirvana A Technical Introduction Cyril PODER, ingénieur avant-vente June 18, 2013 2 Agenda Product Overview Client Delivery Modes Realm Features Management and Administration Clustering & HA Scalability
More information31M. Emergency Routing Service 24/7/365. Emergency Routing Service (ERS) provides organizations with E9-1-1
Emergency Routing Service SAFETY SERVICES Emergency Routing Service (ERS) provides organizations with E9-1-1 call routing and enhanced location delivery to over 6,000 Public Safety Answering Points (PSAPs)
More informationOpenIAM Identity and Access Manager Technical Architecture Overview
OpenIAM Identity and Access Manager Technical Architecture Overview Overview... 3 Architecture... 3 Common Use Case Description... 3 Identity and Access Middleware... 5 Enterprise Service Bus (ESB)...
More informationWelcome to the Software Overview section of the MIPS Software Training course. In this section I will discuss software and software tools you can use
Welcome to the Software Overview section of the MIPS Software Training course. In this section I will discuss software and software tools you can use in developing software for MIPS Cores 1 I want to make
More informationA Seamless Tool Access Architecture from ESL to End Product
A Seamless Access Architecture from ESL to End Product Albrecht Mayer Infineon Technologies AG, 81726 Munich, Germany albrecht.mayer@infineon.com Abstract access to processor cores is needed from the first
More informationCisco Enterprise Cloud Suite for Service Providers. Cisco Knowledge Network Data Center Jan 16, 2018
Cisco Enterprise Cloud Suite for Service Providers Cisco Knowledge Network Data Center Jan 16, 2018 Agenda Cisco ONE Software Suite Overview Cisco Enterprise Agreement for Cisco ONE Cisco Service Provider
More informationA TLM-BASED PLATFORM TO SPECIFY AND VERIFY COMPONENT-BASED REAL-TIME SYSTEMS
A TLM-BASED PLATFORM TO SPECIFY AND VERIFY COMPONENT-BASED REAL-TIME SYSTEMS Mostafavi Amjad Davoud and Zolfy Lighvan Mina Department of Electrical and Computer Engineering, Tabriz University, Tabriz,
More informationVirtual Platforms for early Embedded Software Development
Virtual Platforms for early Embedded Software Development RISC-V 8 th Workshop Barcelona Wednesday May 09, 4:00pm Kevin McDermott & Lee Moore Imperas Software Hugh O Keeffe Ashling Page 1 New Markets With
More informationIntroducing Oracle Queuing/Messaging Technology. Anthony D. Noriega MSCS, MBA, BSSE, OCP-DBA
Introducing Oracle Queuing/Messaging Technology Anthony D. Noriega MSCS, MBA, BSSE, OCP-DBA Objectives Emphasize technical concepts and Oracle queuing infrastructure technology. Highlight programming techniques,
More informationDESIGN OF A CUBESAT PAYLOAD INTERFACE. Jason Axelson Department of Electrical Engineering University of Hawai i at Mānoa Honolulu, HI ABSTRACT
DESIGN OF A CUBESAT PAYLOAD INTERFACE Jason Axelson Department of Electrical Engineering University of Hawai i at Mānoa Honolulu, HI 96822 ABSTRACT Typically, a complete satellite will be designed around
More informationMiddleware and Web Services Lecture 2: Introduction to Architectures
Middleware and Web Services Lecture 2: Introduction to Architectures doc. Ing. Tomáš Vitvar, Ph.D. tomas@vitvar.com @TomasVitvar http://vitvar.com Czech Technical University in Prague Faculty of Information
More informationSystemC Configuration Tutorial A preview of the draft standard
2/27/2017 SystemC Configuration Tutorial A preview of the draft standard Trevor Wieman, SystemC CCI WG Chair SystemC 2.3.2 Public Review SystemC 2.3.2 public review release available Maintenance release
More informationExperiences and Challenges of Transaction-Level Modelling with SystemC 2.0
Experiences and Challenges of Transaction-Level Modelling with SystemC 2.0 Alain CLOUARD STMicroelectronics Central R&D (Grenoble, France) STMicroelectronics TLM is useful SoC HW/SW design flow Standard
More informationA Low Cost SystemC Acceleration on Multi-Core GNU/Linux Platforms
A Low Cost SystemC Acceleration on Multi-Core GNU/Linux Platforms Cicerone Mihalache Kotys LLC, Santa Clara, CA www.kotys.biz cicerone.mihalache@kotys.biz Agenda Why Speed? Simulation Acceleration Typical
More informationSystem Impact of Distributed Multicore Systems December 5th 2012
System Impact of Distributed Multicore Systems December 5th 2012 Software Systems Division & Data Systems Division Final Presentation Days Mathieu Patte (Astrium Satellites) Alfons Crespo (UPV) Outline
More informationServices Summary. Deliverables. Location of Services. Services Assumptions & Exclusions. General Project Management
Page 1 of 1 SERVICE DESCRIPTION: CISCO DNA CENTER ADVISE AND IMPLEMENT QUICK START ASF-EN1-G-DNAC-QS Services Summary Digital Network Architecture (DNA) Center Advise and Implement Quick Start assists
More informationRapid-Prototyping Emulation System using a SystemC Control System Environment and Reconfigurable Multimedia Hardware Development Platform
Rapid-Prototyping Emulation System using a SystemC System Environment and Reconfigurable Multimedia Development Platform DAVE CARROLL, RICHARD GALLERY School of Informatics and Engineering, Institute of
More information3 Software Stacks for IoT Solutions. Ian Skerrett Eclipse
3 Software Stacks for IoT Solutions Ian Skerrett Eclipse Foundation @ianskerrett Copyright 2016 The Eclipse Foundation. All Rights Reserved Eclipse Foundation Not-for-profit open source foundation responsible
More informationDesign and Verification of Network Router
Design and Verification of Network Router 1 G.V.Ravikrishna, 2 M. KiranKumar 1 M.Tech. Scholar, 2 Assistant Professor Department of ECE, ANURAG Group of Institutions, Andhra Pradesh, India 1 gvravikrishna@gmail.com,
More informationDeveloping, Debugging, and Optimizing GPU Codes for High Performance Computing with Allinea Forge
Developing, Debugging, and Optimizing GPU Codes for High Performance Computing with Allinea Forge Ryan Hulguin Applications Engineer ryan.hulguin@arm.com Agenda Introduction Overview of Allinea Products
More informationCLICK TO EDIT MASTER TITLE STYLE. Click to edit Master text styles. Second level Third level Fourth level Fifth level
CLICK TO EDIT MASTER TITLE STYLE Second level THE HETEROGENEOUS SYSTEM ARCHITECTURE ITS (NOT) ALL ABOUT THE GPU PAUL BLINZER, FELLOW, HSA SYSTEM SOFTWARE, AMD SYSTEM ARCHITECTURE WORKGROUP CHAIR, HSA FOUNDATION
More informationThe OSI Model. Open Systems Interconnection (OSI). Developed by the International Organization for Standardization (ISO).
Network Models The OSI Model Open Systems Interconnection (OSI). Developed by the International Organization for Standardization (ISO). Model for understanding and developing computer-to-computer communication
More informationThe Use Of Virtual Platforms In MP-SoC Design. Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006
The Use Of Virtual Platforms In MP-SoC Design Eshel Haritan, VP Engineering CoWare Inc. MPSoC 2006 1 MPSoC Is MP SoC design happening? Why? Consumer Electronics Complexity Cost of ASIC Increased SW Content
More informationTransforming the way people watch TV
Transforming the way people watch TV Nokia Siemens Networks Ubiquity Multiscreen TV Platform - Executive summary An open solution for delivering TV and Internet as a single service on any device over any
More informationEnterprise Volume Management System Project. April 2002
Enterprise Volume Management System Project April 2002 Mission Statement To create a state-of-the-art, enterprise level volume management system for Linux which will also reduce the costs associated with
More informationRadiocrafts Embedded Wireless Solutions
Selecting an IEEE 802.15.4, 2.4 GHz wireless solution By Ø.Nottveit Abstract Companies searching for a low power 2.45 GHz wireless solution will find many different technical solutions. This white paper
More informationMariaDB MaxScale 2.0, basis for a Two-speed IT architecture
MariaDB MaxScale 2.0, basis for a Two-speed IT architecture Harry Timm, Business Development Manager harry.timm@mariadb.com Telef: +49-176-2177 0497 MariaDB FASTEST GROWING OPEN SOURCE DATABASE * Innovation
More informationGetting Started with TLM-2.0
Getting Started with TLM-2.0 A Series of Tutorials based on a set of Simple, Complete Examples John Aynsley, Doulos, June 2008 Tutorial 1 Sockets, Generic Payload, Blocking Transport Introduction The TLM-2.0
More informationRemote Memory Access in Embedded Networked Systems
Remote Memory Access in Embedded Networked Systems V. Olenev, I. Korobkov, L. Koblyakova, F. Shutenko SUAI 190000, B.Morskaya 67, Saint_Petersburg, Russia valentin.olenev@guap.ru, zelwa@yandex.ru, Luda_o@rambler.ru,
More informationRabbitMQ: Messaging in the Cloud
ADD-01 RabbitMQ: Messaging in the Cloud Matthew Sackman matthew@rabbitmq.com INTRODUCTION AND PLAN COMING UP IN THE NEXT HOUR... INTRODUCTION AND PLAN COMING UP IN THE NEXT HOUR... Messaging, messaging,
More informationFrustrated by all the hype?
Fundamentals of Software Architecture Looking beyond the hype Markus Völter (voelter@acm.org) Introduction Frustrated by all the hype? If so this presentation is for you. Otherwise you should leave People
More informationArchitectural patterns and models for implementing CSPA
Architectural patterns and models for implementing CSPA Marco Silipo THE CONTRACTOR IS ACTING UNDER A FRAMEWORK CONTRACT CONCLUDED WITH THE COMMISSION Application architecture Outline SOA concepts and
More informationSentinet for BizTalk Server VERSION 2.2
for BizTalk Server VERSION 2.2 for BizTalk Server 1 Contents Introduction... 2 SOA Repository... 2 Security... 3 Mediation and Virtualization... 3 Authentication and Authorization... 4 Monitoring, Recording
More informationHP SDN Document Portfolio Introduction
HP SDN Document Portfolio Introduction Technical Solution Guide Version: 1 September 2013 Table of Contents HP SDN Document Portfolio Overview... 2 Introduction... 2 Terms and Concepts... 2 Resources,
More informationQuantitative Analysis of Transaction Level Models for the AMBA Bus
Quantitative Analysis of Transaction Level Models for the AMBA Bus Gunar Schirner and Rainer Dömer Center for Embedded Computer Systems University of California, Irvine Motivation Higher productivity is
More informationImplementation of a Transaction Level Assertion Framework in SystemC
Implementation of a Transaction Level Assertion Framework in SystemC Wolfgang Ecker Infineon Technologies AG IFAG COM BTS MT SD 81726 Munich, Germany Wolfgang.Ecker@infineon.com Volkan Esen, Thomas Steininger,
More informationAnalysis of System Bus Transaction Vulnerability Based on FMEA Methodology in SystemC TLM Design Platform
Analysis of System Bus Transaction Vulnerability Based on FMEA Methodology in SystemC TLM Design Platform YUNG-YUAN CHEN, CHUNG-HSIEN HSU, AND KUEN-LONG LEU + Department of Computer Science and Information
More informationCisco Etherswitch Service Modules
. &A Cisco Etherswitch Service Modules Overview Q. What are the Cisco EtherSwitch service modules? A. The Cisco EtherSwitch service modules are integrated switching modules for Cisco routers. These are
More informationDesign methodology for multi processor systems design on regular platforms
Design methodology for multi processor systems design on regular platforms Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Davide Rossi Ph.D Tutor: Prof. Roberto Guerrieri Outline
More informationCopyright 2014 Xilinx
IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
More information