A Low Cost SystemC Acceleration on Multi-Core GNU/Linux Platforms
|
|
- Paula Conley
- 5 years ago
- Views:
Transcription
1 A Low Cost SystemC Acceleration on Multi-Core GNU/Linux Platforms Cicerone Mihalache Kotys LLC, Santa Clara, CA Agenda Why Speed? Simulation Acceleration Typical SystemC Simulation Parallel SystemC Simulation Acceleration Conditions Experimental Results IPC Adapter References Conclusions February 28, 2011 Page 1 of 10 Concurrent with DVCon 2011 at the
2 Why Speed? Complex software running on complex hardware Simulation time too long (despite the speed gain from SystemC modelling at high level of abstraction) Long simulation times have a big impact on the cost and time to market of an SoC, due to the iterative nature of the debugging process Simulate->Debug->Fix problem -> Simulate ->... Simulation Acceleration Related work: EZUDHEEN, P., Parallelizing SystemC Kernel for Fast Hardware Simulation on SMP Machines NAGUIB, Y. N. Speeding up SystemC simulation through process splitting CHOPARDL B. A Conservative Approach to SystemC Parallelization Fast simulation and good debuggability are key factors for reducing the price of SoC development. February 28, 2011 Page 2 of 10 Concurrent with DVCon 2011 at the
3 Typical SystemC Simulation SystemC App SystemC kernel Other libs Linux process One Linux process Simulation time: Tone_core Typical SystemC Simulation SystemC App Partition 0 SC zzz Comm Partition 1 SystemC kernel Other libs Linux process "#$%&#'()*+,$--.&/'012+#2/$34+#$5,+*$64)1*7894)1*7: February 28, 2011 Page 3 of 10 Concurrent with DVCon 2011 at the
4 Parallel SystemC Simulation SystemC App InterProcess Comm Partition 0 Partition 1 SystemC kernel 0 Other libs SystemC kernel 1 Other libs Linux process 0 Linux process 1 Two Linux processes, each running on its own CPU core Simulation time: Ttwo_cores = max(tpart0, Tpart1) + TIPC Parallel SystemC Simulation Init Part 0 TLM2b z Target IPC Adapter Init IPC Adapter TLM2b z Target Part1 ; SC kernel 0 Other libs Linux process 0 InterProcess Communication Shared Memory SC kernel 1 Other libs Linux process 1 Extra: SC Communication, InterProcess Communication For IPC, deep copy of data and extensions needed February 28, 2011 Page 4 of 10 Concurrent with DVCon 2011 at the
5 Acceleration Conditions Sim time one core: Tone_core = Tpart0 + Tpart1 Ideal case: Tpart0 == Tpart1 Tone_core = 2*Tpart Sim time two cores: Ttwo_cores = max(tpart0,tpart1) + TIPC Ideal case: Tpart0 == Tpart1 Ttwo_cores = Tpart + TIPC Acceleration condition: Ttwo_cores < Tone_core TIPC < Tpart Single Process Simulation Init (CPU) Router (Bus)` Target0 Target1 IRQ ctrler One Linux process TLM2 blocking interface: sc_fifo : February 28, 2011 Page 5 of 10 Concurrent with DVCon 2011 at the
6 Dual Process Simulation Init (CPU) %&#'(<*+,$--8 Router (Bus)` Target0 IPC Ad Target IRQ ctrler Shared Memory %&#'(<*+,$--: IPC Ad Initiator Target1 Experimental Results "#$%&'()*%' +,-'.)&'/01234' : )#"80:3' 9%1'/012' +;&"1<%&4' 8AB "#$%&3' &1":3=%11%2' BC888 0:%'#01%' +3%#0:234' 8AD &/0'#01%3' +3%#0:234' :AC :888 B BC888 EAC FA: :888 B8 BC888 E: GG :8888 8AB BC88 8AHC 8AEC :8888 B BC88 EAG GAH :8888 B8 BC88 EB GF February 28, 2011 Page 6 of 10 Concurrent with DVCon 2011 at the
7 Experimental Results IPC Adapter class TargetSharedMemory uint32_t irq_vector; // shared memory location where the interrupt vector is stored bool is_irq_consumed; // true if the Target Adapter did not consume the irq_vector boost::interprocess::interprocess_condition cond_irq_consumed; boost::interprocess::interprocess_condition cond_irq_sync; boost::interprocess::interprocess_mutex mutex_irq; tlm::tlm_generic_payload tlm_payload_rd; //tlm2 payload used for reading uint32_t buff_rd[buff_size]; // the buffer for read data... February 28, 2011 Page 7 of 10 Concurrent with DVCon 2011 at the
8 IPC Adapter Building the shared memory structure mp_shared_mem = new shared_memory_object(create_only, ipc_adapter_shared_memory, read_write); mp_shared_mem->truncate(sizeof(targetsharedmemory)); //set size mp_mapped_region = new mapped_region( *mp_shared_mem, read_write); //map the whole shared memory in this process void* addr = mp_mapped_region->get_address(); //address of the mapped region mp_target_sm = new (addr) TargetSharedMemory; //construct the shared structure in memory IPC Adapter - Process 1 void InitiatorAdapter::IRQThread() while(1) uint32_t irq_vector = m_irq.read(); //blocking read scoped_lock<i_m> lock(mp_target_sm-> mutex_irq); mp_target_sm->irq_vector = irq_vector; mp_target_sm->is_irq_consumed = false; mp_target_sm->cond_irq_consumed.wait(lock); mp_target_sm->cond_irq_sync.notify_one(); i_m = interprocess_mutex February 28, 2011 Page 8 of 10 Concurrent with DVCon 2011 at the
9 IPC Adapter - Process 0 void TargetAdapter::IRQThread() while(1) wait(1, SC_NS); scoped_lock<i_m> lock(mp_target_sm->mutex_irq); if (mp_target_sm->is_irq_consumed) mv_irq[0]->write(mp_target_sm->irq_vector); mp_target_sm->is_irq_consumed = true; mp_target_sm->cond_irq_consumed.notify_one(); mp_target_sm->cond_irq_sync.wait(lock); i_m = interprocess_mutex References IEEE 1666TM Standard System C Language Reference Manual, 2006 OSCI TLM-2.0 Language Reference Manual, 2009 GAZTANAGA, I., Boost.Interprocess, doc/libs/1_43_0/doc/html/interprocess.html DREPPER, U., What Every Programmer Should Know About Memory, November 21, 2007 EZUDHEEN, P., CHANDRAN, P., CHANDRA, J., SIMON, B. AND RAVI, D. 2009, Parallelizing SystemC Kernel for Fast Hardware Simulation on SMP Machines. LOVE, R., Linux System Programming, O Reilly Media, Inc., September 18, 2007 February 28, 2011 Page 9 of 10 Concurrent with DVCon 2011 at the
10 Conclusions Parallelizing a SystemC application with IPC Adapters significantly improves the runtime performance Boost Interprocess library provides the tools needed for implementing the IPC Adapters Only the top netlist of the SystemC application needs modification Thank you Cicerone Mihalache Kotys LLC, Santa Clara, CA cicerone.mihalache@kotys.biz February 28, 2011 Page 10 of 10 Concurrent with DVCon 2011 at the
Profiling High Level Abstraction Simulators of Multiprocessor Systems
Profiling High Level Abstraction Simulators of Multiprocessor Systems Liana Duenha, Rodolfo Azevedo Computer Systems Laboratory (LSC) Institute of Computing, University of Campinas - UNICAMP Campinas -
More informationTransaction Level Modeling with SystemC. Thorsten Grötker Engineering Manager Synopsys, Inc.
Transaction Level Modeling with SystemC Thorsten Grötker Engineering Manager Synopsys, Inc. Outline Abstraction Levels SystemC Communication Mechanism Transaction Level Modeling of the AMBA AHB/APB Protocol
More informationParallel Simulation Accelerates Embedded Software Development, Debug and Test
Parallel Simulation Accelerates Embedded Software Development, Debug and Test Larry Lapides Imperas Software Ltd. larryl@imperas.com Page 1 Modern SoCs Have Many Concurrent Processing Elements SMP cores
More informationExtending Fixed Subsystems at the TLM Level: Experiences from the FPGA World
I N V E N T I V E Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World Frank Schirrmeister, Steve Brown, Larry Melling (Cadence) Dave Beal (Xilinx) Agenda Virtual Platforms Xilinx
More informationHKG Android Verified Boot 2.0 and U-boot. Igor Opaniuk, Texas Instruments
HKG18-124 Android Verified Boot 2.0 and U-boot Igor Opaniuk, Texas Instruments Agenda Android Verified Boot 2.0 highlights Current status of AVB 2.0 integration in U-boot Tamper-evident storage and TEE
More informationDesign methodology for multi processor systems design on regular platforms
Design methodology for multi processor systems design on regular platforms Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Davide Rossi Ph.D Tutor: Prof. Roberto Guerrieri Outline
More informationExperiences and Challenges of Transaction-Level Modelling with SystemC 2.0
Experiences and Challenges of Transaction-Level Modelling with SystemC 2.0 Alain CLOUARD STMicroelectronics Central R&D (Grenoble, France) STMicroelectronics TLM is useful SoC HW/SW design flow Standard
More informationARM s IP and OSCI TLM 2.0
ARM s IP and OSCI TLM 2.0 Deploying Implementations of IP at the Programmer s View abstraction level via RealView System Generator ESL Marketing and Engineering System Design Division ARM Q108 1 Contents
More informationQEMU for Xilinx ZynqMP. V Aug-20
QEMU for Xilinx ZynqMP Edgar E. Iglesias V2 2015-Aug-20 ZynqMP SoC New Chip (Zynq NG) Aggressive target for QEMU as early SW platform emulating WiP chip BootROMs, Boot-loaders,
More informationThe SystemC TLM 2.0 Draft 1 Kit
European SystemC Users Group Nice 2007 The SystemC TLM 2.0 Draft 1 Kit John Aynsley Technical Director, Doulos The SystemC TLM 2.0 Draft 1 Kit CONTENTS Introduction Generic Payloads Timing Annotation Layered
More informationVirtual PLATFORMS for complex IP within system context
Virtual PLATFORMS for complex IP within system context VP Modeling Engineer/Pre-Silicon Platform Acceleration Group (PPA) November, 12th, 2015 Rocco Jonack Legal Notice This presentation is for informational
More informationOperating Systems : Overview
Operating Systems : Overview Bina Ramamurthy CSE421 8/29/2006 B.Ramamurthy 1 Topics for discussion What will you learn in this course? (goals) What is an Operating System (OS)? Evolution of OS Important
More informationSoftware Quality is Directly Proportional to Simulation Speed
Software Quality is Directly Proportional to Simulation Speed CDNLive! 11 March 2014 Larry Lapides Page 1 Software Quality is Directly Proportional to Test Speed Intuitively obvious (so my presentation
More informationHardware NVMe implementation on cache and storage systems
Hardware NVMe implementation on cache and storage systems Jerome Gaysse, IP-Maker Santa Clara, CA 1 Agenda Hardware architecture NVMe for storage NVMe for cache/application accelerator NVMe for new NVM
More informationQEMU and SystemC. Màrius Màrius Montón
QEMU and SystemC March March 2011 2011 QUF'11 QUF'11 Grenoble Grenoble Màrius Màrius Montón Outline Introduction Objectives Virtual Platforms and SystemC Checkpointing for SystemC Conclusions 2 Introduction
More informationSYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS
SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous
More informationTinyOS. Lecture Overview. UC Berkeley Family of Motes. Mica2 and Mica2Dot. MTS300CA Sensor Board. Programming Board (MIB510) 1.
Lecture Overview TinyOS Computer Network Programming Wenyuan Xu 1 2 UC Berkeley Family of Motes Mica2 and Mica2Dot ATmega128 CPU Self-programming 128KB Instruction EEPROM 4KB Data EEPROM Chipcon CC1000
More informationSoftware Design Challenges for heterogenic SOC's
Software Design Challenges for heterogenic SOC's René Janssen, Product manager Logic Technology 1 Agenda 1. Advantages of heterogenous devices 2. How to manage inter-processor communication 3. Example
More informationCycle Approximate Simulation of RISC-V Processors
Cycle Approximate Simulation of RISC-V Processors Lee Moore, Duncan Graham, Simon Davidmann Imperas Software Ltd. Felipe Rosa Universidad Federal Rio Grande Sul Embedded World conference 27 February 2018
More informationTIP675-SW-82. Linux Device Driver. 48 TTL I/O Lines with Interrupts Version 1.2.x. User Manual. Issue November 2013
The Embedded I/O Company TIP675-SW-82 Linux Device Driver 48 TTL I/O Lines with Interrupts Version 1.2.x User Manual Issue 1.2.5 November 2013 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek, Germany
More informationGerhard Noessing, Villach
Gerhard Noessing, Villach AGENDA Frequency Domain simulation Matlab or SystemC-AMS? Noise simulation with SystemC-AMS Compare Time Domain with Frequency Domain Simulation Simulation Results Conclusion
More informationDeflating the hype: Embedded Virtualization in 3 steps
Deflating the hype: Embedded Virtualization in 3 steps Klaas van Gend MontaVista Software LLC For Embedded Linux Conference Europe 2010, Cambridge Agenda Why multicore made the topic more relevant Partitioning
More informationParallel Discrete Event Simulation of Transaction Level Models
Parallel Discrete Event Simulation of Transaction Level Models Rainer Dömer, Weiwei Chen, Xu Han Center for Embedded Computer Systems University of California, Irvine, USA doemer@uci.edu, weiwei.chen@uci.edu,
More informationPerformance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews
Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models Jason Andrews Agenda System Performance Analysis IP Configuration System Creation Methodology: Create,
More informationCMU /618 Exam 2 Practice Problems
CMU 15-418/618 Exam 2 Practice Problems Miscellaneous Questions A. You are working on parallelizing a matrix-vector multiplication, and try creating a result vector for each thread (p). Your code then
More informationEarly Models in Silicon with SystemC synthesis
Early Models in Silicon with SystemC synthesis Agility Compiler summary C-based design & synthesis for SystemC Pure, standard compliant SystemC/ C++ Most widely used C-synthesis technology Structural SystemC
More informationPre-Silicon Host-based Unit Testing of Driver Software using SystemC Models
Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models Aravinda Thimmapuram Somarka Chakravarti Tamal Saha Rathina Thalaiappan Accellera Systems Initiative 1 Agenda Introduction Problem
More informationVivado HLx Design Entry. June 2016
Vivado HLx Design Entry June 2016 Agenda What is the HLx Design Methodology? New & Early Access features for Connectivity Platforms Creating Differentiated Logic 2 What is the HLx Design Methodology? Page
More informationMethods to protect proprietary components in device drivers
Methods to protect proprietary components in device drivers Matt Porter Embedded Alley Solutions, Inc. Introduction Why the interest in closed drivers on Linux? Competition Advantage perception Upsell
More informationFTF-CON-F0403. An Introduction to Heterogeneous Multiprocessing (ARM Cortex -A + Cortex- M) on Next-Generation i.mx Applications Processors
An Introduction to Heterogeneous Multiprocessing (ARM Cortex -A + Cortex- M) on Next-Generation i.mx Applications Processors FTF-CON-F0403 Glen Wienecke i.mx Systems Architect A P R. 2 0 1 4 TM External
More informationThe TLM-2.0 Standard. John Aynsley, Doulos
The TLM-2.0 Standard John Aynsley, Doulos The TLM-2.0 Standard CONTENTS Review of SystemC and TLM Review of TLM-2.0 Frequently Asked Questions What is SystemC? System-level modeling language Network of
More informationG400/G2000 Appliance External Bypass Unit
G400/G2000 Appliance External Bypass Unit February 18, 2005 Overview This addendum explains how to connect an external bypass unit to the G400F, G400CF, G2000F and G2000CF appliances. Scope This addendum
More informationUNIT I [INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS] PART A
UNIT I [INTRODUCTION TO EMBEDDED COMPUTING AND ARM PROCESSORS] PART A 1. Distinguish between General purpose processors and Embedded processors. 2. List the characteristics of Embedded Systems. 3. What
More informationIntroduction to MLM. SoC FPGA. Embedded HW/SW Systems
Introduction to MLM Embedded HW/SW Systems SoC FPGA European SystemC User s Group Meeting Barcelona September 18, 2007 rocco.le_moigne@cofluentdesign.com Agenda Methodology overview Modeling & simulation
More informationSPACE: SystemC Partitioning of Architectures for Co-design of real-time Embedded systems
September 29, 2004 SPACE: Partitioning of Architectures for Co-design of real-time Embedded systems Jérome Chevalier 1, Maxime De Nanclas 1, Guy Bois 1 and Mostapha Aboulhamid 2 1. École Polytechnique
More informationParallel System Architectures 2016 Lab Assignment 1: Cache Coherency
Institute of Informatics Computer Systems Architecture Jun Xiao Simon Polstra Dr. Andy Pimentel September 1, 2016 Parallel System Architectures 2016 Lab Assignment 1: Cache Coherency Introduction In this
More informationTransaction-Level Modeling Definitions and Approximations. 2. Definitions of Transaction-Level Modeling
Transaction-Level Modeling Definitions and Approximations EE290A Final Report Trevor Meyerowitz May 20, 2005 1. Introduction Over the years the field of electronic design automation has enabled gigantic
More informationGuide for getting started with SystemC development
Guide for getting started with SystemC development By Senior Consultant Kim Bjerge (kim.bjerge@teknologisk.dk) Copyright 2007 Danish Technological Institute Contents Preface...1 Getting started with SystemC
More informationEmbedded Software Dynamic Analysis. A new life for the Virtual Platform
Embedded Software Dynamic Analysis A new life for the Virtual Platform The Software Part of HW/SW Co-Design Integrated with DA flow: regression and up-to-date interfaces Simultaneous development and test
More informationHardware Design and Simulation for Verification
Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture
More informationLCA14-412: GPGPU on ARM SoC. Thu 6 March, 2.00pm, T.Gall, G.Pitney
LCA14-412: GPGPU on ARM SoC Thu 6 March, 2.00pm, T.Gall, G.Pitney Agenda Shamrock - Gil Pitney sqlite accelerated with OpenCL - Tom Gall GPGPU Goals Recognizing that: GPUs are much more energy efficient
More informationA Virtual Development Environment for Smart Card Applications
A Virtual Development Environment for Smart Card Applications Sang-Young Cho Computer Science and Engineering Department Hankuk University of Foreign Studies San89, Wangsan, Mohyeon, Cheoin, Yongin, Kyeonggi
More informationAn approach to accelerate UVM based verification environment
An approach to accelerate UVM based verification environment Sachish Dhar DWIVEDI/Ravi Prakash GUPTA Hardware Emulation and Verification Solutions ST Microelectronics Pvt Ltd Outline Challenges in SoC
More informationMulti-core microcontroller design with Cortex-M processors and CoreSight SoC
Multi-core microcontroller design with Cortex-M processors and CoreSight SoC Joseph Yiu, ARM Ian Johnson, ARM January 2013 Abstract: While the majority of Cortex -M processor-based microcontrollers are
More informationSCope: Efficient HdS simulation for MpSoC with NoC
SCope: Efficient HdS simulation for MpSoC with NoC Eugenio Villar Héctor Posadas University of Cantabria Marcos Martínez DS2 Motivation The microprocessor will be the NAND gate of the integrated systems
More informationFlexRay The Hardware View
A White Paper Presented by IPextreme FlexRay The Hardware View Stefan Schmechtig / Jens Kjelsbak February 2006 FlexRay is an upcoming networking standard being established to raise the data rate, reliability,
More informationARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
More informationImperas Guide to using Virtual Platforms. Platform / Module Specific Information for mips.ovpworld.org / BareMetalMipsSingle. Imperas Software Limited
Imperas Guide to using Virtual Platforms Platform / Module Specific Information for / BareMetalMipsSingle Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com.
More informationVMware Workstation 5 Lab. New Features and Capabilities: Multiple Snapshots, Teams, Clones, Video Capture and More
VMware Workstation 5 Lab New Features and Capabilities: Multiple Snapshots, Teams, Clones, Video Capture and More Presentation Summary VMware Workstation overview VMware Workstation usage scenarios Features
More informationDesigning Security & Trust into Connected Devices
Designing Security & Trust into Connected Devices Eric Wang Sr. Technical Marketing Manager Tech Symposia China 2015 November 2015 Agenda Introduction Security Foundations on ARM Cortex -M Security Foundations
More informationOverview. This Lecture. Interrupts and exceptions Source: ULK ch 4, ELDD ch1, ch2 & ch4. COSC440 Lecture 3: Interrupts 1
This Lecture Overview Interrupts and exceptions Source: ULK ch 4, ELDD ch1, ch2 & ch4 COSC440 Lecture 3: Interrupts 1 Three reasons for interrupts System calls Program/hardware faults External device interrupts
More informationV8-uRISC 8-bit RISC Microprocessor AllianceCORE Facts Core Specifics VAutomation, Inc. Supported Devices/Resources Remaining I/O CLBs
V8-uRISC 8-bit RISC Microprocessor February 8, 1998 Product Specification VAutomation, Inc. 20 Trafalgar Square Nashua, NH 03063 Phone: +1 603-882-2282 Fax: +1 603-882-1587 E-mail: sales@vautomation.com
More informationA Meta-Modeling-Based Approach for Automatic Generation of Fault- Injection Processes
A Meta-Modeling-Based Approach for Automatic Generation of Fault- Injection Processes B.-A. Tabacaru, M. Chaari, W. Ecker, T. Kruse Infineon Technologies AG Accellera Systems Initiative 1 Outline Motivation
More informationMicrokernels and Portability. What is Portability wrt Operating Systems? Reuse of code for different platforms and processor architectures.
Microkernels and Portability What is Portability wrt Operating Systems? Reuse of code for different platforms and processor architectures. Contents Overview History Towards Portability L4 Microkernels
More informationNGN Progress Report. Table of Contents
NGN Progress Report Title: Simulator Scalability Testing Prepared by: Richard Nelson Date: 08 February, 2006 Table of Contents Introduction...2 Simulators...2 Test Method...2 Simulation Model...2 CPU Utilisation...2
More informationEMERALDS: a small-memory real-time microkernel
EMERALDS: a small-memory real-time microkernel By Khawar M. Zuberi, Padmanabhan Pillai, and Kang G. Shin 4/28/2005 CMSC 691S Real-Time Systems 1 Outline Introduction Requirements EMERALDS Overview CSD
More informationQuiz II Solutions MASSACHUSETTS INSTITUTE OF TECHNOLOGY Fall Department of Electrical Engineering and Computer Science
Department of Electrical Engineering and Computer Science MASSACHUSETTS INSTITUTE OF TECHNOLOGY 6.828 Fall 2014 Quiz II Solutions Mean 62.1 Median 65.0 Standard deviation 14.0 Kurtosis 2.6 20 15 10 5 0
More informationA Hybrid Channel for Co-Simulation of Behavioral SystemC IP with its Full System Prototype on FPGA*
A Hybrid Channel for Co-Simulation of Behavioral SystemC IP with its Full System Prototype on FPGA* Antonis Papagrigoriou, TEI of Crete, Heraklion, Greece (apapa@cs.teicrete.gr) Miltos D. Grammatikakis,
More informationSimplifying the Development and Debug of 8572-Based SMP Embedded Systems. Wind River Workbench Development Tools
Simplifying the Development and Debug of 8572-Based SMP Embedded Systems Wind River Workbench Development Tools Agenda Introducing multicore systems Debugging challenges of multicore systems Development
More informationDmitry Denisenko Intel Programmable Solutions Group. November 13, 2016, LLVM-HPC3 SC 16, Salt Lake City, UT
Dmitry Denisenko Intel November 13, 2016, LLVM-HPC3 SC 16, Salt Lake City, UT FPGs are Everywhere! Consumer utomotive Test, Measurement, & Medical Communications Broadcast Military & Industrial Computer
More information- Knowledge of basic computer architecture and organization, ECE 445
ECE 446: Device Driver Development Fall 2014 Wednesdays 7:20-10 PM Office hours: Wednesdays 6:15-7:15 PM or by appointment, Adjunct office Engineering Building room 3707/3708 Last updated: 8/24/14 Instructor:
More informationCS Operating Systems
CS 447 - Operating Systems Syllabus Assignments -- Uses Blitz (facultyweb.cs.wwu.edu/~phil/classes/blitz) Environment UNIX (Linux, OS X, NetBSD, FreeBSD...) Should be the same since Blitz is a Virtual
More informationInterrupts and System Calls
Interrupts and System Calls Open file hw1.txt App First lecture Ok, here s handle 4 App App Don Porter Libraries Libraries Libraries System Call Table (350 1200) Kernel User Supervisor Hardware 1 2-2 Today
More informationAndroid OS and Power Architecture
June 24, 2010 OS and Power Architecture FTF-NET-F0677 Phil Brownfield Software Product Manager, NMG Reg. U.S. Pat. & Tm. Off. BeeKit, BeeStack, CoreNet, the Energy Efficient Solutions logo, Flexis, MXC,
More informationAgenda Process Concept Process Scheduling Operations on Processes Interprocess Communication 3.2
Lecture 3: Processes Agenda Process Concept Process Scheduling Operations on Processes Interprocess Communication 3.2 Process in General 3.3 Process Concept Process is an active program in execution; process
More informationChapter 8 Memory Management
Chapter 8 Memory Management Da-Wei Chang CSIE.NCKU Source: Abraham Silberschatz, Peter B. Galvin, and Greg Gagne, "Operating System Concepts", 9th Edition, Wiley. 1 Outline Background Swapping Contiguous
More informationOut-of-Order Parallel Simulation of SystemC Models. G. Liu, T. Schmidt, R. Dömer (CECS) A. Dingankar, D. Kirkpatrick (Intel Corp.)
Out-of-Order Simulation of s using Intel MIC Architecture G. Liu, T. Schmidt, R. Dömer (CECS) A. Dingankar, D. Kirkpatrick (Intel Corp.) Speaker: Rainer Dömer doemer@uci.edu Center for Embedded Computer
More informationThe Challenges of System Design. Raising Performance and Reducing Power Consumption
The Challenges of System Design Raising Performance and Reducing Power Consumption 1 Agenda The key challenges Visibility for software optimisation Efficiency for improved PPA 2 Product Challenge - Software
More information2. HW/SW Co-design. Young W. Lim Thr. Young W. Lim 2. HW/SW Co-design Thr 1 / 21
2. HW/SW Co-design Young W. Lim 2016-03-11 Thr Young W. Lim 2. HW/SW Co-design 2016-03-11 Thr 1 / 21 Outline 1 Software Engineering Young W. Lim 2. HW/SW Co-design 2016-03-11 Thr 2 / 21 Based on Software
More informationESL design with the Agility Compiler for SystemC
ESL design with the Agility Compiler for SystemC SystemC behavioral design & synthesis Steve Chappell & Chris Sullivan Celoxica ESL design portfolio Complete ESL design environment Streaming Video Processing
More informationTest Scenarios and Coverage
Test Scenarios and Coverage Testing & Verification Dept. of Computer Science & Engg,, IIT Kharagpur Pallab Dasgupta Professor, Dept. of Computer Science & Engg., Professor-in in-charge, AVLSI Design Lab,
More informationHow to Optimize the Scalability & Performance of a Multi-Core Operating System. Architecting a Scalable Real-Time Application on an SMP Platform
How to Optimize the Scalability & Performance of a Multi-Core Operating System Architecting a Scalable Real-Time Application on an SMP Platform Overview W hen upgrading your hardware platform to a newer
More informationImproving the Operating System with Reconfigurable Hardware
Improving the Operating System with Reconfigurable Hardware (FGBS 11) Michael Gernoth System Software Group Friedrich-Alexander University Erlangen-Nuremberg November 11, 2011 supported by Challenges in
More informationThe Embedded I/O Company TIP700-SW-82 Linux Device Driver User Manual TEWS TECHNOLOGIES GmbH TEWS TECHNOLOGIES LLC
The Embedded I/O Company TIP700-SW-82 Linux Device Driver Digital Output 24V DC Version 1.2.x User Manual Issue 1.2.1 February 2009 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 Phone: +49 (0) 4101 4058 0 25469
More informationCoFluent Design FPGA. SoC FPGA. Embedded. Systems. HW/SW
CoFluent Design www.cofluentdesign.com Embedded HW/SW Systems SW SoC FPGA FPGA Integration Systems & Verification of GreenSocs Models in a CoFluent Testbench jerome.lemaitre@cofluentdesign.com NASCUG IX,
More informationAccelerating CDC Verification Closure on Gate-Level Designs
Accelerating CDC Verification Closure on Gate-Level Designs Anwesha Choudhury, Ashish Hari anwesha_choudhary@mentor.com, ashish_hari@mentor.com Design Verification Technologies Mentor Graphics Abstract:
More informationAlan Bateman Java Platform Group, Oracle November Copyright 2018, Oracle and/or its affiliates. All rights reserved.!1
Alan Bateman Java Platform Group, Oracle November 2018 Copyright 2018, Oracle and/or its affiliates. All rights reserved.!1 Project Loom Continuations Fibers Tail-calls Copyright 2018, Oracle and/or its
More informationSystemC Community. ISCUG May 9, 2008 Girish Nanappa, OSCI
SystemC Community Update ISCUG May 9, 2008 Girish Nanappa, OSCI OSCI Membership Corporate Members Associate Members 36 member companies, including 8 new since DATE 2007: CISC, CoFluent, ITRI, UPMC, STARC,
More informationEmbedded System Design and Modeling EE382N.23, Fall 2015
Embedded System Design and Modeling EE382N.23, Fall 2015 Lab #3 Exploration Part (a) due: November 11, 2015 (11:59pm) Part (b) due: November 18, 2015 (11:59pm) Part (c)+(d) due: November 25, 2015 (11:59pm)
More informationNetwork simulation with. Davide Quaglia
Network simulation with SystemC Davide Quaglia Outline Motivation Architecture Experimental results Advantages of the proposed framework 2 Motivation Network Networked Embedded Systems Design of Networked
More informationProcess Description and Control
Process Description and Control 1 Process:the concept Process = a program in execution Example processes: OS kernel OS shell Program executing after compilation www-browser Process management by OS : Allocate
More informationRapid-Prototyping Emulation System using a SystemC Control System Environment and Reconfigurable Multimedia Hardware Development Platform
Rapid-Prototyping Emulation System using a SystemC System Environment and Reconfigurable Multimedia Development Platform DAVE CARROLL, RICHARD GALLERY School of Informatics and Engineering, Institute of
More informationRecent Performance Analysis with Memphis. Collin McCurdy Future Technologies Group
Recent Performance Analysis with Memphis Collin McCurdy Future Technologies Group Motivation Current projections call for each chip in an Exascale system to contain 100s to 1000s of processing cores Already
More informationCS377P Programming for Performance Multicore Performance Multithreading
CS377P Programming for Performance Multicore Performance Multithreading Sreepathi Pai UTCS October 14, 2015 Outline 1 Multiprocessor Systems 2 Programming Models for Multicore 3 Multithreading and POSIX
More informationSystem-on-Chip Architecture for Mobile Applications. Sabyasachi Dey
System-on-Chip Architecture for Mobile Applications Sabyasachi Dey Email: sabyasachi.dey@gmail.com Agenda What is Mobile Application Platform Challenges Key Architecture Focus Areas Conclusion Mobile Revolution
More informationKVM on Embedded Power Architecture Platforms
KVM on Embedded Power Architecture Platforms Stuart Yoder Software Architect, Freescale Semiconductor Agenda Background Freescale / Networking Embedded Systems Use Cases KVM on Embedded Power New requirements
More informationScalable and Flexible Software Platforms for High-Performance ECUs. Christoph Dietachmayr Sr. Engineering Manager, Elektrobit November 8, 2018
Scalable and Flexible Software Platforms for High-Performance ECUs Christoph Dietachmayr Sr. Engineering Manager, November 8, Agenda A New E/E Architectures and High-Performance ECUs B Non-Functional Aspects:
More informationSystemC Configuration Tutorial A preview of the draft standard
2/27/2017 SystemC Configuration Tutorial A preview of the draft standard Trevor Wieman, SystemC CCI WG Chair SystemC 2.3.2 Public Review SystemC 2.3.2 public review release available Maintenance release
More informationPorting Linux to a new SoC
Porting Linux to a new SoC Who am I? PrasannaKumar Muralidharan Linux kernel enthusiast Contributed to a few open source projects Contributed several patches to hwrng subsystem Wrote CI20 PRNG driver Implemented
More informationGreenBus Wolfgang Klingauf 14th ESCUG Meeting FDL 06 Darmstadt
GreenBus Wolfgang Klingauf w.klingauf@tu-braunschweig.de 14th ESCUG Meeting FDL 06 Darmstadt 1 GreenSocs THE Open Source community based SystemC infrastructure project. Open to all to contribute / join
More informationCDR File Information. Comments Direct PCM
IMPORTANT NOTICE: Robert Bosch LLC and the manufacturers whose vehicles are accessible using the CDR System urge end users to use the latest production release of the Crash Data Retrieval system software
More informationDB2 Data Sharing Then and Now
DB2 Data Sharing Then and Now Robert Catterall Consulting DB2 Specialist IBM US East September 2010 Agenda A quick overview of DB2 data sharing Motivation for deployment then and now DB2 data sharing /
More informationMICROKERNEL CONSTRUCTION 2014
MICROKERNEL CONSTRUCTION 2014 THE FIASCO.OC MICROKERNEL Alexander Warg MICROKERNEL CONSTRUCTION 1 FIASCO.OC IN ONE SLIDE CAPABILITY-BASED MICROKERNEL API single system call invoke capability MULTI-PROCESSOR
More informationJohn A. Ronciak Staff Engineer NCG/NID/LAO Intel Corp.
John A. Ronciak Staff Engineer NCG/NID/LAO Corp. February 15-17, 17, 2000 Agenda l Learning the Cross Development Platform l Make the Device Driver IA-64 Clean l Building an IA-64 Linux Driver l Debugging
More informationNS115 System Emulation Based on Cadence Palladium XP
NS115 System Emulation Based on Cadence Palladium XP wangpeng 新岸线 NUFRONT Agenda Background and Challenges Porting ASIC to Palladium XP Software Environment Co Verification and Power Analysis Summary Background
More informationCSCE Operating Systems Non-contiguous Memory Allocation. Qiang Zeng, Ph.D. Fall 2018
CSCE 311 - Operating Systems Non-contiguous Memory Allocation Qiang Zeng, Ph.D. Fall 2018 Big picture Fixed partitions Dynamic partitions Buddy system Contiguous allocation: Each process occupies a contiguous
More informationSoftware Driven Verification at SoC Level. Perspec System Verifier Overview
Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to
More informationIntroduction to the SystemC TLM Standard Stuart Swan Cadence Design Systems, Inc June 2005
Introduction to the SystemC TLM Standard Stuart Swan Cadence Design Systems, Inc June 2005 1 Copyright 2005 CADENCE DESIGN SYSTEMS, INC. SystemC Transaction Level Modeling What is TLM? Communication uses
More informationgsysc Visualization of SystemC-Projects (Extended abstract)
gsysc Visualization of SystemC-Projects (Extended abstract) Christian J. Eibl Institute for Computer Engineering University of Lübeck February 16, 2005 Abstract SystemC is a C++ library for modeling of
More informationHardware Software Bring-Up Solutions for ARM v7/v8-based Designs. August 2015
Hardware Software Bring-Up Solutions for ARM v7/v8-based Designs August 2015 SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal Software DSP Software Bare Metal Software
More information